JAJSG80A May   2015  – September 2018 MSP430FG6425 , MSP430FG6426 , MSP430FG6625 , MSP430FG6626

PRODUCTION DATA.  

  1. 1デバイスの概要
    1. 1.1 特長
    2. 1.2 アプリケーション
    3. 1.3 概要
    4. 1.4 機能ブロック図
  2. 2改訂履歴
  3. 3Device Comparison
    1. 3.1 Related Products
  4. 4Terminal Configuration and Functions
    1. 4.1 Pin Diagrams
    2. 4.2 Pin Attributes
    3. 4.3 Signal Descriptions
      1. Table 4-2 Signal Descriptions
    4. 4.4 Pin Multiplexing
    5. 4.5 Buffer Type
    6. 4.6 Connection of Unused Pins
  5. 5Specifications
    1. 5.1 Absolute Maximum Ratings
    2. 5.2 ESD Ratings
    3. 5.3 Recommended Operating Conditions
    4. 5.4 Active Mode Supply Current Into VCC Excluding External Current
    5. 5.5 Low-Power Mode Supply Currents (Into VCC) Excluding External Current
    6. 5.6 Low-Power Mode With LCD Supply Currents (Into VCC) Excluding External Current
    7. 5.7 Thermal Resistance Characteristics
    8. 5.8 Timing and Switching Characteristics
      1. 5.8.1  Power Supply Sequencing
        1. Table 5-1 Brownout and Device Reset Power Ramp Requirements
      2. 5.8.2  Reset Timing
        1. Table 5-2 Reset Input
      3. 5.8.3  Clock Specifications
        1. Table 5-3 Crystal Oscillator, XT1, Low-Frequency Mode
        2. Table 5-4 Crystal Oscillator, XT2
        3. Table 5-5 Internal Very-Low-Power Low-Frequency Oscillator (VLO)
        4. Table 5-6 Internal Reference, Low-Frequency Oscillator (REFO)
        5. Table 5-7 DCO Frequency
      4. 5.8.4  Wake-up Characteristics
        1. Table 5-8 Wake-up Times From Low-Power Modes and Reset
      5. 5.8.5  General-Purpose I/Os
        1. Table 5-9  Schmitt-Trigger Inputs – General-Purpose I/O
        2. Table 5-10 Inputs – Ports P1, P2, P3, and P4
        3. Table 5-11 Leakage Current – General-Purpose I/O
        4. Table 5-12 Outputs – General-Purpose I/O (Full Drive Strength)
        5. Table 5-13 Outputs – General-Purpose I/O (Reduced Drive Strength)
        6. Table 5-14 Output Frequency – Ports P1, P2 and P3
        7. 5.8.5.1    Typical Characteristics – Outputs, Reduced Drive Strength (PxDS.y = 0)
        8. 5.8.5.2    Typical Characteristics – Outputs, Full Drive Strength (PxDS.y = 1)
      6. 5.8.6  PMM
        1. Table 5-15 PMM, Core Voltage
        2. Table 5-16 PMM, SVS High Side
        3. Table 5-17 PMM, SVM High Side
        4. Table 5-18 PMM, SVS Low Side
        5. Table 5-19 PMM, SVM Low Side
      7. 5.8.7  Timers
        1. Table 5-20 Timer_A, Timers TA0, TA1, and TA2
        2. Table 5-21 Timer_B, Timer TB0
      8. 5.8.8  Battery Backup
        1. Table 5-22 Battery Backup
      9. 5.8.9  USCI
        1. Table 5-23 USCI (UART Mode)
        2. Table 5-24 USCI (SPI Master Mode)
        3. Table 5-25 USCI (SPI Slave Mode)
        4. Table 5-26 USCI (I2C Mode)
      10. 5.8.10 LCD Controller
        1. Table 5-27 LCD_B Operating Conditions
        2. Table 5-28 LCD_B, Electrical Characteristics
      11. 5.8.11 CTSD16
        1. Table 5-29 CTSD16, Power Supply and Operating Conditions
        2. Table 5-31 CTSD16, External Voltage Reference
        3. Table 5-32 CTSD16, Input Range
        4. Table 5-33 CTSD16, Performance
        5. Table 5-34 Built-in Vcc Sense
        6. Table 5-35 Temperature Sensor
      12. 5.8.12 REF
        1. Table 5-36 REF and REFBG, Built-In Reference
      13. 5.8.13 DAC
        1. Table 5-37 12-Bit DAC, Supply Specifications
        2. Table 5-38 12-Bit DAC, Linearity Specifications
        3. Table 5-39 12-Bit DAC, Output Specifications
        4. Table 5-40 12-Bit DAC, Reference Input Specifications
        5. Table 5-41 12-Bit DAC, Dynamic Specifications
        6. Table 5-42 12-Bit DAC, Dynamic Specifications (Continued)
      14. 5.8.14 Operational Amplifier
        1. Table 5-43 Operational Amplifier, OA0, OA1, PGA Buffers
        2. Table 5-44 OA, Current Calculation
      15. 5.8.15 Switches
        1. Table 5-45 Ground Switches (GSW0A, GSW0B, GSW1A, GSW1B)
        2. Table 5-46 Operational Amplifier Switches
      16. 5.8.16 Comparator
        1. Table 5-47 Comparator_B
      17. 5.8.17 USB
        1. Table 5-48 Ports PU.0 and PU.1
        2. Table 5-49 USB Output Ports DP and DM
        3. Table 5-50 USB Input Ports DP and DM
        4. Table 5-51 USB-PWR (USB Power System)
        5. Table 5-52 USB-PLL (USB Phase-Locked Loop)
      18. 5.8.18 LDO-PWR (LDO Power System)
        1. Table 5-53 LDO-PWR (LDO Power System)
      19. 5.8.19 Flash
        1. Table 5-54 Flash Memory
      20. 5.8.20 Debug and Emulation
        1. Table 5-55 JTAG and Spy-Bi-Wire Interface
  6. 6Detailed Description
    1. 6.1  Overview
    2. 6.2  CPU
    3. 6.3  Instruction Set
    4. 6.4  Operating Modes
    5. 6.5  Interrupt Vector Addresses
    6. 6.6  USB BSL
    7. 6.7  UART BSL
    8. 6.8  JTAG Operation
      1. 6.8.1 JTAG Standard Interface
      2. 6.8.2 Spy-Bi-Wire Interface
    9. 6.9  Flash Memory
    10. 6.10 RAM
    11. 6.11 Backup RAM
    12. 6.12 Peripherals
      1. 6.12.1  Digital I/O
      2. 6.12.2  Port Mapping Controller
      3. 6.12.3  Oscillator and System Clock
      4. 6.12.4  Power Management Module (PMM)
      5. 6.12.5  Hardware Multiplier (MPY32)
      6. 6.12.6  Real-Time Clock (RTC_B)
      7. 6.12.7  Watchdog Timer (WDT_A)
      8. 6.12.8  System Module (SYS)
      9. 6.12.9  DMA Controller
      10. 6.12.10 Universal Serial Communication Interface (USCI)
      11. 6.12.11 Timer TA0
      12. 6.12.12 Timer TA1
      13. 6.12.13 Timer TA2
      14. 6.12.14 Timer TB0
      15. 6.12.15 Comparator_B
      16. 6.12.16 Signal Chain
        1. 6.12.16.1 CTSD16
        2. 6.12.16.2 DAC12_A
        3. 6.12.16.3 Operational Amplifiers (OA)
        4. 6.12.16.4 Ground Switches (GSW)
      17. 6.12.17 REF Voltage Reference
      18. 6.12.18 CRC16
      19. 6.12.19 LCD_B
      20. 6.12.20 USB Universal Serial Bus
      21. 6.12.21 LDO and PU Port
      22. 6.12.22 Embedded Emulation Module (EEM) (L Version)
    13. 6.13 Input/Output Diagrams
      1. 6.13.1  Port P1 (P1.0 to P1.7) Input/Output With Schmitt Trigger
      2. 6.13.2  Port P2 (P2.0 to P2.7) Input/Output With Schmitt Trigger
      3. 6.13.3  Port P3 (P3.0 to P3.7) Input/Output With Schmitt Trigger
      4. 6.13.4  Port P4 (P4.0 to P4.7) Input/Output With Schmitt Trigger
      5. 6.13.5  Port P5 (P5.0) Input/Output With Schmitt Trigger
      6. 6.13.6  Port P5 (P5.1 and P5.6) Input/Output With Schmitt Trigger
      7. 6.13.7  Port P5 (P5.3 to P5.5, P5.7) Input/Output With Schmitt Trigger
      8. 6.13.8  Port P6 (P6.0 to P6.1) Input/Output With Schmitt Trigger
      9. 6.13.9  Port P6 (P6.2 and P6.3) Input/Output With Schmitt Trigger
      10. 6.13.10 Port P6 (P6.4) Input/Output With Schmitt Trigger
      11. 6.13.11 Port P6 (P6.5) Input/Output With Schmitt Trigger
      12. 6.13.12 Port P6 (P6.6) Input/Output With Schmitt Trigger
      13. 6.13.13 Port P6 (P6.7) Input/Output With Schmitt Trigger
      14. 6.13.14 Port P7 (P7.2 and P7.3) Input/Output With Schmitt Trigger
      15. 6.13.15 Port P7 (P7.4) Input/Output With Schmitt Trigger
      16. 6.13.16 Port P7 (P7.5) Input/Output With Schmitt Trigger
      17. 6.13.17 Port P7 (P7.6) Input/Output With Schmitt Trigger
      18. 6.13.18 Port P7 (P7.7) Input/Output With Schmitt Trigger
      19. 6.13.19 Port P8 (P8.0 to P8.7) Input/Output With Schmitt Trigger
      20. 6.13.20 Port P9 (P9.0 to P9.7) Input/Output With Schmitt Trigger
      21. 6.13.21 Port U (PU.0/DP, PU.1/DM, PUR) USB Ports for MSP430FG662x
      22. 6.13.22 Port J (J.0) JTAG Pin TDO, Input/Output With Schmitt Trigger or Output
      23. 6.13.23 Port J (J.1 to J.3) JTAG Pins TMS, TCK, TDI/TCLK, Input/Output With Schmitt Trigger or Output
    14. 6.14 Device Descriptors
    15. 6.15 Memory
      1. 6.15.1 Peripheral File Map
    16. 6.16 Identification
      1. 6.16.1 Revision Identification
      2. 6.16.2 Device Identification
      3. 6.16.3 JTAG Identification
  7. 7Applications, Implementation, and Layout
    1. 7.1 Device Connection and Layout Fundamentals
      1. 7.1.1 Power Supply Decoupling and Bulk Capacitors
      2. 7.1.2 External Oscillator
      3. 7.1.3 JTAG
      4. 7.1.4 Reset
      5. 7.1.5 Unused Pins
      6. 7.1.6 General Layout Recommendations
      7. 7.1.7 Do's and Don'ts
    2. 7.2 Peripheral- and Interface-Specific Design Information
      1. 7.2.1 CTSD16 Peripheral
        1. 7.2.1.1 Example Measurement Schematic – Differential Input
        2. 7.2.1.2 Example Measurement Schematic – Single-Ended Input
        3. 7.2.1.3 Design Requirements
        4. 7.2.1.4 Detailed Design Procedure
          1. 7.2.1.4.1 OSR and Sampling Frequency
          2. 7.2.1.4.2 Differential Input Range Explanation
          3. 7.2.1.4.3 Single-Ended Input Mode
          4. 7.2.1.4.4 Offset Calibration
        5. 7.2.1.5 Layout Guidelines
      2. 7.2.2 Operational Amplifier With Ground Switches Peripheral
        1. 7.2.2.1 Reference Schematic
        2. 7.2.2.2 Design Requirements
        3. 7.2.2.3 Detailed Design Procedure
        4. 7.2.2.4 Layout Guidelines
      3. 7.2.3 RTC_B With Battery Backup System
        1. 7.2.3.1 Partial Schematic
        2. 7.2.3.2 Retaining an Accurate Real-Time Clock (RTC) Through Main Supply Interrupts
        3. 7.2.3.3 Charging Super-Capacitors With Built-In Resistive Charger
      4. 7.2.4 LCD_B Peripheral
        1. 7.2.4.1 Partial Schematic
        2. 7.2.4.2 Design Requirements
        3. 7.2.4.3 Detailed Design Procedure
        4. 7.2.4.4 Layout Guidelines
      5. 7.2.5 DAC12 Peripheral
        1. 7.2.5.1 Partial Schematic
        2. 7.2.5.2 Design Requirements
        3. 7.2.5.3 Detailed Design Procedure
        4. 7.2.5.4 Layout Guidelines
      6. 7.2.6 USB Module
      7. 7.2.7 LDO Module
        1. 7.2.7.1 Partial Schematic
  8. 8デバイスおよびドキュメントのサポート
    1. 8.1 はじめに
    2. 8.2 Device Nomenclature
    3. 8.3 ツールとソフトウェア
    4. 8.4 ドキュメントのサポート
    5. 8.5 関連リンク
    6. 8.6 Community Resources
    7. 8.7 商標
    8. 8.8 静電気放電に関する注意事項
    9. 8.9 Glossary
  9. 9メカニカル、パッケージ、および注文情報
    1. 9.1 パッケージ情報

パッケージ・オプション

メカニカル・データ(パッケージ|ピン)
サーマルパッド・メカニカル・データ
発注情報

デバイスの概要