SLUSBP4B August   2013  – October 2014 UCC27524A

PRODUCTION DATA.  

  1. Features
  2. Applications
  3. Description
  4. Revision History
  5. Description (Continued)
  6. Pin Configuration and Functions
  7. Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 Handling Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Switching Characteristics
    7. 7.7 Typical Characteristics
  8. Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Operating Supply Current
      2. 8.3.2 Input Stage
      3. 8.3.3 Enable Function
      4. 8.3.4 Output Stage
      5. 8.3.5 Low Propagation Delays And Tightly Matched Outputs
    4. 8.4 Device Functional Modes
  9. Applications and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
        1. 9.2.2.1 VDD and Undervoltage Lockout
        2. 9.2.2.2 Drive Current and Power Dissipation
      3. 9.2.3 Application Curve
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
    3. 11.3 Thermal Protection
  12. 12Device and Documentation Support
    1. 12.1 Trademarks
    2. 12.2 Electrostatic Discharge Caution
    3. 12.3 Glossary
  13. 13Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ(パッケージ|ピン)
サーマルパッド・メカニカル・データ
発注情報

1 Features

  • Industry-Standard Pin Out
  • Two Independent Gate-Drive Channels
  • 5-A Peak Source and Sink-Drive Current
  • Independent-Enable Function for Each Output
  • TTL and CMOS Compatible Logic Threshold Independent of Supply Voltage
  • Hysteretic-Logic Thresholds for High Noise Immunity
  • Ability to Handle Negative Voltages (–5 V) at Inputs
  • Inputs and Enable Pin-Voltage Levels Not Restricted by VDD Pin Bias Supply Voltage
  • 4.5 to 18-V Single-Supply Range
  • Outputs Held Low During VDD-UVLO (Ensures Glitch-Free Operation at Power Up and Power Down)
  • Fast Propagation Delays (13-ns Typical)
  • Fast Rise and Fall Times (7-ns and 6-ns Typical)
  • 1-ns Typical Delay Matching Between 2-Channels
  • Two Outputs are Paralleled for Higher Drive Current
  • Outputs Held in Low When Inputs Floating
  • SOIC-8, HVSSOP-8 PowerPAD™ Package Options
  • Operating Temperature Range of –40 to 140°C

2 Applications

  • Switch-Mode Power Supplies
  • DC-to-DC Converters
  • Motor Control, Solar Power
  • Gate Drive for Emerging Wide Band-Gap Power Devices Such as GaN

3 Description

The UCC27524A device is a dual-channel, high-speed, low-side, gate-driver device capable of effectively driving MOSFET and IGBT power switches. The UCC27524A is a variant of the UCC2752x family. The UCC27524A adds the ability to handle –5 V directly at the input pins for increased robustness. The UCC27524A is a dual non-inverting driver. Using a design that inherently minimizes shoot-through current, the UCC27524A is capable of delivering high-peak current pulses of up to 5-A source and 5-A sink into capacitive loads along with rail-to-rail drive capability and extremely small propagation delay typically 13 ns. In addition, the drivers feature matched internal propagation delays between the two channels which are very well suited for applications requiring dual-gate drives with critical timing, such as synchronous rectifiers. This also enables connecting two channels in parallel to effectively increase current-drive capability or driving two switches in parallel with a single input signal. The input pin thresholds are based on TTL and CMOS compatible low-voltage logic, which is fixed and independent of the VDD supply voltage. Wide hysteresis between the high and low thresholds offers excellent noise immunity.

Device Information(1)

PART NUMBER PACKAGE BODY SIZE (NOM)
UCC27524A SOIC (8) 4.90 mm x 3.91 mm
HVSSOP (8) 3.00 mm x 3.00 mm
  1. For all available packages, see the orderable addendum at the end of the datasheet.

Dual Non-Inverting Inputs

alt_lusbp4.gif