









TUSB211, TUSB211I

JAJSE08D - MAY 2015 - REVISED OCTOBER 2017

# **TUSB211 USB 2.0高速信号コンディショナー**

# 1 特長

- USB 2.0、OTG 2.0、BC 1.2と互換
- LS、FS、HS信号処理のサポート
- アクティブ時の消費電力: 3.3V単一電源で55mW (標準値)
- 外付けのプルダウン抵抗により信号ゲインを選択 可能
- DP、DMトレースを分断しない
- スケーラブルなソリューション 損失の大きいア プリケーションにはデイジーチェーン・デバイス を使用
- 小型の1.6mm×1.6mm QFNパッケージ

### 2 アプリケーション

- ノートPC
- デスクトップPC
- ドッキング・ステーション
- 携帯電話
- アクティブ・ケーブル、ケーブル・エクステンダ
- バックプレーン
- TV
- タブレット

## 3 概要

TUSB211は、USBハイ・スピード(HS)信号コンディショナーで、伝送チャネルでのISI信号損失を補償するよう設計されています。

デバイスには特許取得の設計が採用されており、USB Low Speed (LS)とFull Speed (FS)のどちらの信号でも関係なく動作します。LSおよびFS信号の特性は、TUSB211により影響を受けません。HS信号は補償されます。

信号ゲインをプログラム可能で、コネクタでHigh Speed 信号を最適化するようデバイスの性能を微調整できます。 この機能は、USB High Speedの電気コンプライアンス・ テストに合格するため役立ちます。

TUSB211の占有面積は、DP/DM信号パスの連続性を分断しません。このため、完全なUSBチャネルのシステムをリスクフリーで設計できます。


さらに、TUSB211はUSB On-The-Go (OTG)やBattery Charging (BC)プロトコルとも互換性があります。

### 製品情報 <sup>(1)</sup>

型番	パッケージ	本体サイズ(公称)	
TUSB211	V20EN (12)	1.60mm1.60mm	
TUSB211I	X2QFN (12)	1.60mm×1.60mm	

(1) 利用可能なすべてのパッケージについては、このデータシートの末 尾にある注文情報を参照してください。

## 概略回路図



Copyright © 2016, Texas Instruments Incorporated






1	特長1	7.3 Device Functional Modes
2	アプリケーション1	8 Application and Implementation
3	概要1	8.1 Application Information
4	改訂履歴2	8.2 Typical Application
5	Pin Configuration and Functions	9 Power Supply Recommendations 1
6	Specifications4	10 Layout 12
	6.1 Absolute Maximum Ratings 4	10.1 Layout Guidelines 12
	6.2 ESD Ratings	10.2 Layout Example
	6.3 Recommended Operating Conditions 4	11 デバイスおよびドキュメントのサポート
	6.4 Thermal Information	11.1 関連リンク1
	6.5 Electrical Characteristics 5	11.2 コミュニティ・リソース1
	6.6 Switching Characteristics 6	11.3 商標 13
7	Detailed Description 7	11.4 静電気放電に関する注意事項1
	7.1 Overview	11.5 Glossary13
	7.2 Functional Block Diagram	12 メカニカル、パッケージ、および注文情報 13

# 4 改訂履歴

Revision C (June 2016) から Revision D に変更	Page
<ul><li>データシートからデバイスTUSB211-Q1を削除</li></ul>	1
<ul><li>「特長」の「車載アプリケーション用に認定済み」を削除</li></ul>	
• 「アプリケーション」の「車載インフォテイメント」を削除	1
Revision A (June 2015) から Revision B に変更	Page
<ul><li>1ページのデータシートから完全なデータシートに変更</li></ul>	
<ul><li>「特長」の「車載アプリケーション用に認定済み」を追加</li></ul>	1
<ul> <li>「特長」の「産業用温度範囲: -40℃~85℃」を削除</li> </ul>	1
<ul><li>「アプリケーション」の「車載インフォテイメント」を追加</li></ul>	1
<ul><li>「概略回路図」を変更</li></ul>	
<b>2015</b> 年 <b>5</b> 月発行のものから更新	Page
<ul><li>データシートを「製品プレビュー」から「量産」に変更</li></ul>	1



# 5 Pin Configuration and Functions



# **Pin Functions**

P	PIN		INTERNAL	DECORPORION		
NAME	NO.	I/O	PULLUP/PULLDOWN	DESCRIPTION		
VCC	12	Р	N/A	3.3-V power		
			RSTN asserted: 30 kΩ PD			
VREG	11	0	FS, LS mode: 30 kΩ PD	1.8-V LDO output. Only enabled when operating in High Speed mode.  Requires 0.1-µF external capacitor to GND to stabilize the core.		
			HS mode: N/A	Troquinos on provincinal capacitor to end to stabilize the solon		
GND	10	Р	N/A	Ground		
RSTN	5	ı	500 kΩ PU	Device disable/enable.  Recommend 0.1-µF external capacitor to GND to ensure clean power on reset if not driven.		
EQ	6	I	N/A	USB High Speed boost select via external pull down resistor. Sampled upon power up. Auto selects min EQ when left floating. Does not recognize real time adjustments.		
D1P	2	I/O	N/A	USB High Speed positive port. Orientation independent – Can face either upstream or downstream.		
D1M	1	I/O	N/A	USB High Speed negative port. Orientation independent – Can face either upstream or downstream.		
D2P	7	I/O	N/A	USB High Speed positive port. Orientation independent – Can face either upstream or downstream.		
D2M	8	I/O	N/A	USB High Speed negative port. Orientation independent – Can face either upstream or downstream.		
TEST	3	1	RSTN asserted: 500 kΩ PD	No function. Leave floating.		
				Flag indicating that channel is in High Speed mode. Asserted upon:		
				Detection of USB-IF High Speed test fixture from an unconnected state followed by transmission of USB TEST_PACKET pattern.		
ENA_HS	9	S 9 O RSTN asserted: 500kΩ	RSTN asserted: 500kΩ PD	<ol> <li>Squelch detection following USB reset with a successful HS handshake [HS handshake is declared to be successful after single chirp J chirp K pair where each chirp is within 18 μs – 128 μs]</li> </ol>		
				De-asserted upon detection of disconnect or suspend. Can be left floating if not needed.		
CD	4	0	RSTN asserted: 500 kΩ PD	Flag indicating that a USB device is attached. Asserted from an unconnected state upon detection of DP or DM pull-up resistor. De-asserted upon detection of disconnect. Can be left floating if not needed.		



## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Supply voltage range	VCC	-0.3	3.8	V
Voltage range	D1P, D1M, D2P, D2M, RSTN, EQ	-0.3	3.8	V
Storage temperature, T <sub>stg</sub>	-65	150	°C	

<sup>(1)</sup> Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±3000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	3	3.3	3.6	V
T <sub>A</sub>	Operating free-air temperature [TUSB211]	0		70	۰,
	Operating free-air temperature [TUSB211I]	-40		85	

### 6.4 Thermal Information

	THERMAL METRIC (1)		LIMIT
	THERMAL METRIC (**)	12 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	161.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	63.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	75.1	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	75.1	°C/W
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



# 6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
I <sub>(ACTIVE_HS)</sub>	High Speed Active Current	USB channel = HS mode. 480 Mbps traffic. V <sub>CC</sub> supply stable		16	20	mA
I <sub>(IDLE_HS)</sub>	High Speed Idle Current	USB channel = HS mode. No traffic. V <sub>CC</sub> supply stable		12	15	mA
I <sub>(SUSPEND_HS)</sub>	Suspend Current	USB channel = Suspend mode.		4.5	5.5	mA
I <sub>(FS)</sub>	Full-Speed Current	USB channel = FS mode		4.5	5.5	mA
I <sub>(LS)</sub>	Low-Speed Current	USB channel = LS mode		4.5	5.5	mA
I <sub>(DISCONN)</sub>	Disconnect Power	Host side application. No device attachment.		4.5	5.5	mA
I <sub>(RSTN)</sub>	Disable Power	RSTN driven low; V <sub>CC</sub> supply stable; V <sub>CC</sub> = 3.3 V		4.5	5.5	mA
RSTN						
V <sub>IH</sub>	High level input voltage		2		V <sub>CC</sub>	V
V <sub>IL</sub>	Low-level input voltage		0		0.8	V
I <sub>IH</sub>	High level input current	V <sub>IH</sub> = 3.6 V, V <sub>CC</sub> = 3 V, RPU enabled			±2	μA
I <sub>IL</sub>	Low level input current	V <sub>IL</sub> = 0V, V <sub>CC</sub> = 3.6 V, RPU enabled			±11	μA
EQ						
		Level 0 EQ			0.32	kΩ
Б	External pulldown resistor	Level 1 EQ	1.4		2.2	kΩ
$R_{(EQ)}$		Level 2 EQ [MAX]	3.7		4.1	kΩ
		Level 3 EQ [MIN]	6			kΩ
CD, ENA_HS	1					
V <sub>OH</sub>	High level output voltage	I <sub>O</sub> = -50 μA	2.4			V
V <sub>OL</sub>	Low level output voltage	Ι <sub>Ο</sub> = 50 μΑ			0.4	V
DxP, DxM					<u>'</u>	
T <sub>(SHRT_GND)</sub>	DP, DM low voltage short circuit	DxP or DxM short circuited to GND continuously for 24 hours at T <sub>A</sub> = 25°C only	0			V
$C_{IO(DXX)}$	Capacitance to GND	Measured with LCR meter and device powered down. 1 MHz sinusoid, 30 mVpp ripple		5		pF

<sup>(1) (1)</sup> All typical values are at  $V_{CC}$  = 3.3 V, and  $T_A$  = 25°C.



# 6.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP (1)	MAX	UNIT
DxP, DxM						
F <sub>(BR_DXX)</sub>	Bit Rate	USB channel = HS mode. 480 Mbps traffic. V <sub>CC</sub> supply stable			480	Mbps
t <sub>(R/F_DXX)</sub>	Rise/Fall time		100			ps
CD, ENA_	HS					
t <sub>(EN)</sub>	Enable time			20		μs
t <sub>(DIS)</sub> Disable time			20		μs	
vcc						
t <sub>(STABLE)</sub>	V <sub>CC</sub> stable before RSTN de-	assertion	100			μs
t <sub>(RAMP)</sub>	V <sub>CC</sub> ramp time		0.2		100	ms

<sup>(1) (1)</sup> All typical values are at  $V_{CC}$  = 3.3 V, and  $T_A$  = 25°C.



## 7 Detailed Description


#### 7.1 Overview

The TUSB211 is a USB High-Speed (HS) signal conditioner, designed to compensate for ISI signal loss in a transmission channel. TUSB211 has a patent-pending design which is agnostic to USB Low Speed (LS) and Full Speed (FS) signals and does not alter their signal characteristics, while HS signals are compensated. In addition, the design is compatible with USB On-The-Go (OTG) and Battery Charging (BC) specifications.

Programmable signal gain through an external resistor permits fine tuning device performance to optimize signals helping to pass USB HS electrical compliance tests at the connector.

The footprint of TUSB211 allows a board layout using this device such that it does not break the continuity of the DP/DM signal traces. This permits risk free system design of a complete USB channel with flexible use of one or multiple TUSB211 devices as needed for optimal signal integrity. This allows system designers to plan for this device and use it only if signal integrity analysis and/or lab measurements show a need. If such a need is not warranted, the device can be left unpopulated without any board rework.

### 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

#### 7.3 Device Functional Modes

#### 7.3.1 Low Speed (LS) Mode

TUSB211 automatically detects a LS connection and does not enable signal compensation. CD pin is asserted high.

#### 7.3.2 Full Speed (FS) Mode

TUSB211 automatically detects a FS connection and does not enable signal compensation. CD pin is asserted high.

#### 7.3.3 High Speed (HS) Mode

TUSB211 automatically detects a HS connection and enables signal compensation as determined by the configuration of the external pulldown resistance on its EQ pin. ENA\_HS pin asserted high in addition to the CD pin.

#### 7.3.4 Disable Mode

TUSB211 can be disabled when its RSTN pin is asserted low. The USB channel is still fully operational, but there is neither signal compensation, nor any indication from the CD pin or ENA\_HS pin as to the status of the channel.



# 8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information


The primary purpose of the TUSB211 is to re-store the signal integrity of a USB High Speed channel up to the USB connector. The loss in signal quality stems from reduced channel bandwidth due to high loss PCB trace and other components that contribute a capacitive load. This can cause the channel to fail the USB near end eye mask. Proper use of the TUSB211 can help to pass this eye mask.

A secondary purpose is to use the CD pin and ENA\_HS pin of the TUSB211 to control other blocks on the customer platform if so desired.

## 8.2 Typical Application

A typical application is shown below. In this setup, D1P and D1M face the USB connector while D2P and D2M face the USB transceiver. If desired, the orientation may be reversed [that is, D1 faces transceiver and D2 faces connector].

Note that CD and ENA\_HS are connected to PLDs. This is for platforms where other circuit blocks must be modified based on the status of the USB channel. They could also be connected to LEDs to give a physical indication of current channel status for debug purposes. If neither use is desired, they can be left floating.



Copyright © 2016, Texas Instruments Incorporated

図 1. Reference Schematic



## **Typical Application (continued)**

### 8.2.1 Design Requirements

TUSB211 requires a valid reset signal as described in the power supply recommendations section. The capacitor C4 is not required if a microcontroller drives the RSTN pin according to recommendations.

Pin 11 VREG is an internal LDO output that requires a 0.1 μF external capacitor to GND to stabilize the core.

Pin 6 EQ requires an external pulldown resistor if EQ levels 0-2 are needed. If EQ level 3 is needed, then the EQ pin can be left floating.

### 8.2.2 Detailed Design Procedure

The ideal EQ setting is dependent upon the signal chain loss characteristics of the target platform. The general recommendation is to start with EQ level 0, and then increment to EQ level 1, and so on. if permissible.

In order for the TUSB211 to recognize any change to the EQ setting, the RSTN pin must be toggled. This is because the EQ pin is latched on power up and the pin is ignored thereafter.

In addition, TUSB211 does not compensate for any DC attenuation in the signal path. Therefore, minimizing DC loss (that is, resistance) in the system design, is suggested. As a consequence, this might lead to increased line capacitance. This is acceptable because the TUSB211 can compensate for the additional capacitive load.

Placement of the device is also dependent on the application goal. 表 1 summarizes the recommendations.

#### 表 1. TUSB211 Platform Placement Guideline

PLATFORM GOAL	SUGGESTED TUSB211 PLACEMENT
Pass USB Near End Mask	Close to measurement point
Pass USB Far End Eye Mask	Close to USB PHY
Cascade multiple 211s to improve device enumeration	Midway between each USB interconnect

注

USB-IF certification tests for High Speed eye masks require the *mandated use* of the USB-IF developed test fixtures. These test fixtures do not require the use of oscilloscope probes. Instead they use SMA cables. More information can be found at the USB-IF Compliance Updates Page. It is located under the 'Electricals' section, ID 86 dated March 2013.

The following procedure must be followed before using any oscilloscope compliance software to construct a USB High Speed Eye Mask:

### 8.2.2.1 For a Host Side Application

- 1. Configure the TUSB211 to the desired EQ setting
- 2. Power on (or toggle the RSTN pin if already powered on) the TUSB211
- 3. Using SMA cables, connect the oscilloscope and the USB-IF host-side test fixture to the TUSB211
- 4. Enable the host to transmit USB TEST PACKET
- 5. Execute the oscilloscope's USB compliance software.
- 6. Repeat the above steps in order to re-test TUSB211 with a different EQ setting



### 8.2.2.2 For a Device Side Application

- 1. Configure the TUSB211 to the desired EQ setting
- 2. Power on (or toggle the RSTN pin if already powered on) the TUSB211
- 3. Connect a USB host, the USB-IF device-side test fixture, and USB device to the TUSB211. Ensure that the USB-IF device test fixture is configured to the 'INIT' position
- 4. Allow the host to enumerate the device
- 5. Enable the device to transmit USB TEST PACKET
- 6. Using SMA cables, connect the oscilloscope to the USB-IF device-side test fixture and ensure that the device-side test fixture is configured to the 'TEST' position.
- 7. Execute the oscilloscope's USB compliance software.
- 8. Repeat the above steps in order to re-test TUSB211 with a different EQ setting

## 8.2.3 Application Curves






図 2. Eye Diagram Bench Setup







# 9 Power Supply Recommendations

On power up, the interaction of the RSTN pin and power on ramp could result in digital circuits not being set correctly. The device should not be enabled until the power on ramp has settled to 3 V or higher to guarantee a correct power on reset of the digital circuitry. If RSTN cannot be held low by microcontroller or other circuitry until the power on ramp has settled, then an external capacitor from the RSTN pin to GND is required to hold the device in the low power reset state.

The RC time constant should be larger than five times of the power on ramp time (0 to  $V_{CC}$ ). With a typical internal pullup resistance of 500 k $\Omega$ , the recommended minimum external capacitance is calculated as:

[Ramp Time x 5] 
$$\div$$
 [500 k $\Omega$ ] (1)

# 10 Layout

### 10.1 Layout Guidelines

There is no need to break the USB signal trace. Thus, even with the TUSB211 powered down, or not populated, the USB link is still fully operational. To avoid the need for signal vias, routing the High Speed traces directly underneath the TUSB211 package, as illustrated in the PCB land pattern shown in ☒ 8, is recommended.

Although the land pattern shown below has matched trace width to pad width, optimal impedance control is based on the user's own PCB stack-up. It is recommended to maintain  $90~\Omega$  differential routing underneath the device.

All dimensions are in millimetres (mm).

### 10.2 Layout Example




図 8. DP and DM Routing Underneath Device Package



# 11 デバイスおよびドキュメントのサポート

#### 11.1 関連リンク

次の表に、クイック・アクセス・リンクを示します。カテゴリには、技術資料、サポートおよびコミュニティ・リソース、ツールとソフトウェア、およびご注文へのクイック・アクセスが含まれます。

#### 表 2. 関連リンク

製品	プロダクト・フォルダ	ご注文はこちら	技術資料	ツールとソフトウェア	サポートとコミュニティ
TUSB211	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック
TUSB211I	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック

### 11.2 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™オンライン・コミュニティ *TIのE2E(Engineer-to-Engineer)コミュニティ。*エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイディアを検討して、問題解決に役立てることができます。

設計サポート *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

#### 11.3 商標

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 11.4 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

### 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。



# PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TUSB211IRWBR	ACTIVE	X2QFN	RWB	12	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	I1	Samples
TUSB211RWBR	ACTIVE	X2QFN	RWB	12	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	C1	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






10-Dec-2020

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 29-Dec-2023

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TUSB211IRWBR	X2QFN	RWB	12	3000	180.0	8.4	1.8	1.8	0.48	4.0	8.0	Q2
TUSB211RWBR	X2QFN	RWB	12	3000	180.0	8.4	1.8	1.8	0.61	4.0	8.0	Q2
TUSB211RWBR	X2QFN	RWB	12	3000	180.0	8.4	1.8	1.8	0.48	4.0	8.0	Q2



www.ti.com 29-Dec-2023




### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TUSB211IRWBR	X2QFN	RWB	12	3000	210.0	185.0	35.0
TUSB211RWBR	X2QFN	RWB	12	3000	213.0	191.0	35.0
TUSB211RWBR	X2QFN	RWB	12	3000	210.0	185.0	35.0



PLASTIC QUAD FLATPACK - NO LEAD




### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated