A common need of any system is controlling multiple devices through digital logic. Systems continue to move to lower voltage nodes for power savings. With this trend, using devices that are not natively compatible with the control logic of the system can lead to extra system costs through board size and BOM count. Also, the use of more components in the design of the system creates more opportunities for power sequencing issues. Using devices that have integrated support for the control logic of the system achieves a cost effective solution.

To prevent digital logic control issues, the system must ensure that the output high ($V_{OH}$) logic output is higher than the input high ($V_{IH}$) logic input it is controlling. In addition, the output low ($V_{OL}$) of the logic output must be lower than the input low ($V_{IL}$) of the logic input it is controlling. See Figure 1 for this logic standard. Some components may not meet the standard, but having $V_{IH} < V_{OH}$ and $V_{IL} > V_{OL}$ ensures proper system operation.

In Figure 2, a processor on a 1.8 V voltage rail is controlling a signal switch with a supply rail of 3.3 V without integrated 1.8 V logic capability, the system is required to use an external translator as shown in Figure 2 or a translator. The voltage domain translation is necessary because the $V_{OH}$ for a 3.3 V device is higher than the $V_{OH}$ of a 1.8 V processor that is controlling the device.

Example Application

In Figure 3, an 8 to 1 MUX expands the sensors being sampled by an ADC. Without 1.8 V logic, a 12 pin (4 bit) translator is required in between the processor and the MUX. By adding a 4 bit translator to an 8:1 MUX the board area for the MUX is increased by more than 25%.

By choosing a device with integrated 1.8 V logic, the discrete components can be removed, see Figure 4. This leads to a direct connection of the logic control from the processor to the device even with a supply domain mismatch. Not only does this remove component cost and board space, any supply sequencing requirements associated with the translator are also removed from the system operation requirements.
Different forms of 1.8 V logic and their tradeoffs

With 1.8 V logic there are different implementations with their own benefits and drawbacks. When the input to a typical CMOS logic buffer is not at the supply rail, a shoot through current can be observed from the device supply to ground. This is due to both transistors being partially on creating a path to ground, with an increase in $I_{CC}$ as shown in Figure 5. An example device is the TS5A2066 that has an input thresholds of 70% of $V_{CC}$ for $V_{IH}$ and 30% of $V_{CC}$ for $V_{IL}$ and is not 1.8 V logic compatible.

**Figure 5. 70%/30% Threshold $I_{CC}$ Vs Logic Input Voltage**

1.8 V Compatible logic Inputs

With the proper implementation, 1.8 V compatible inputs can be achieved while minimizing the shoot through current observed in a standard CMOS buffer input. In Figure 6, the shoot through current is remains low compared to the TS5A2066 while still operating from a 3.3 V supply. When the input voltage is at the supply rails, the $I_{CC}$ is minimal. With this approach the external translator is no longer needed and the low $I_{CC}$ is maintained.

**Figure 6. 1.8 V Compatible $I_{CC}$ Vs Logic Input Voltage**

Fixed logic thresholds

The TMUX136 is a high-speed 2:1 MUX that supports fixed thresholds across the supply range for 1.8 V logic inputs. This method has little to no change in $I_{CC}$ with change in logic input voltage as shown in Figure 7. The static current consumption with this device will be higher as a trade-off.

**Figure 7. Fixed Threshold $I_{CC}$ Vs Logic Input Voltage**

Logic supply input pin

Another approach is to use the TS5A26542 with an input logic supply pin ($V_{IO}$) to set the desired voltage of the input logic. Because the logic buffer is supplied by a rail that matches the input voltage, there is no shoot through current from the VCC pin as shown in Figure 8 even with a 3.3 V supply (The $I_{CC}$ for this measurement is in 10-20 nA range). There is a small shoot through current from the logic supply pin, but it is minimal. The trade-off is an extra pin is required to achieve this functionality.

**Figure 8. Separate Logic Supply Pin $I_{CC}$ Vs Logic Input Voltage**

1 Trademarks

All trademarks are the property of their respective owners.
IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ("TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT. AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include, without limitation, TI’s standard terms for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/sampterms.htm).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2018, Texas Instruments Incorporated