DRV11873 Lock Detection Functionality

Krushal Shah

ABSTRACT

This document is provided as a supplement to the DRV11873 data sheet. It details how the DRV11873 can falsely detect a locked rotor and the recommended workaround procedures.

Contents

List of Figures

---

1 Introduction

The DRV11873 is an integrated device providing the benefits of low cost, low size, and ease of use. Under certain conditions, it has been determined that the lock detection mechanism can detect a locked rotor condition that is not real. If a locked rotor condition is incorrectly detected, the DRV11873 will stop driving the motor, wait for some time, and then re-start.

This false lock condition occurs when a number of conditions are met. The information in section 2 describes the condition in which the lock is incorrectly detected and recommended workaround procedures.

2 False Lock Detection

2.1 *Description of Circuit*

The lock detection circuit inside the DRV11873 monitors the FG signal to determine if the signal is static. If the FG signal is sampled as a static value for approximately 305 clocks of an internal sampling clock, the internal logic signals that the rotor is locked. When this condition occurs, the DRV11873 is reset and after approximately 5 seconds is restarted.

The internal sampling clock reference is set to approximately 101.6Hz, with a variance of ±30%. This variance includes voltage, temperature, and process.

It has been observed that some devices falsely detect lock if the FG signal matches this internal sampling clock. An example is when the FG signal is within 0.16% of the sampling clock. When this condition occurs, the 305 samples will occur in either the high side or the low side of the FG signal.

Figure 1 shows the internal sampling clock sampling a logical high on the FG signal for 5 consecutive samples. If this is continued through 305 samples, the internal lock detection signals that the rotor is locked.

The relationship of the variation of FG and the internal sampling clock are inversely proportional.

FG Variation allowed = 0.16% / (FG/Internal Sampling Clock)

As FG increases by a power of 2, the variation allowed decreases by the same power of 2. This means that it becomes less likely for a false lock to be detected as the motor speed increases.

As seen in Figure 1, the sampling of FG at multiples of the internal sampling clock can also result in false lock conditions. As the FG frequency increases by even multiples of the sample clock, the allowable variation of the FG signal decreases. For example, if FG is twice the internal sampling clock the allowed variation of the FG signal reduces to 0.08%.

Internal Sampling clock

FG running at Internal clock frequency

FG running at 2X Internal clock frequency

Figure 1. Timing of Internal Sampling Clock Versus FG Output

The false lock condition depends on several conditions. The motor speed can vary as the temperature of the device varies. The voltage of the DRV11873 can vary from board to board or system to system. The internal sampling clock can vary due to process variations

If the false lock is detected, the recommended workaround procedures are listed below. These workarounds depend on the application. In some applications, the target speed is fixed. In other applications, the target speed may vary from zero to the maximum motor speed.

2.2 *Target Motor Speed is Fixed Inside the False Detection Range of 101.6 Hz ±30%*

Use FGS input to change the FG frequency such that it will be outside of the window. The FG signal can either be increased or decreased by a multiple of 2 on power up by changing the FGS input.

2.3 *Target Motor Speed is Fixed Outside the False Detection Range of 101.6 Hz ±30%*

No action is required.

2.4 *Target Motor Speed is Variable With FG ilside the False Detect Window*

There are three possible actions if the lock detection occurs falsely. All actions change the speed of the motor:
- If using the PWM input to adjust the motor speed, raise or lower the PWM input duty cycle by 1%. This will move the FG signal away from the internal sampling clock frequency.
- If using V_{CC} to adjust the motor speed, raise or lower V_{CC} by 10 mV. This will move the FG signal away from the internal sampling clock frequency.
- Modulate the PWM input between 2 duty cycles 1% to 2% apart. Do this every 1 to 1.5 seconds to prevent the FG frequency matching the internal sampling frequency. The result is an average speed of the two PWM duty cycles.

3 Conclusion

The lock detect circuitry of the DRV11873 device can improperly report a rotor locked condition when several events align. The alignment of these events can be avoided by using the workarounds described above.

IMPORTANT NOTICE

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	**TI E2E Community**	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		