

SDI Video Bit Rate Calculation

Nasser Mohammadi

ABSTRACT

This document provides a reference for calculating Serial Digital Interface (SDI) bit rates. SMPTE Specifications or proposed specifications are used to calculate different SDI video bit rates. Also, length of the stressful video pattern - pathological - is calculated. This report contains detailed information relating to programming and different configuration options. Readers are expected to be familiar with different SMPTE standards or may refer to the specifications noted in this document.

Contents

1	Introduction	2
2	Derivation of the SDI Bit Rate	3
3	UHD Video Bit Rate Calculation	5
4	Conclusion	7
5	References	7

List of Tables

1	Video Bit Rates for 3 Gbps and Below	4
2	Proposed UHD Video Bit Rates	6

Excel is a registered trademark of Microsoft Corporation. All other trademarks are the property of their respective owners.

1



1 Introduction

The technical requirements for digital transport of video signals are described in standards issued by the Society of Motion Picture and Television Engineers (SMPTE). Transport of these signals over point-to-point serial links is referred to as Serial Digital Interface (SDI). For a full explanation of different SMPTE specifications, the reader should refer to any of the several references on the subject [1] [2] [3]. SDI ease of use, single-ended electrical interface, digital implementation, and un-compressed video all have enabled an industry-wide acceptance. The SMPTE body has standardized a set of specifications to enable interoperability among different equipment manufacturers. These are specified by, among others, SMPTE 259M (standard definition video signals), SMPTE 292M (high definition video signals), and SMPTE 424M (3 Gb/s high definition video signals). In order to accommodate higher resolution and higher frame rate further, the SMPTE standard working group has proposed new standards to keep pace with the ever increasing higher frame rates. The proposed ST-2081 and ST-2082 outline the serial interface electrical specification while the proposed ST-2082-10 provides the guideline for source image and ancillary data mapping.

1.1 Overview of Digital Interface

It is beneficial to review the signal path from the analog RGB to different SMPTE specifications. Analog RGB signals are gamma-corrected and converted to luma and two scaled chroma components. Normally the luma is sampled at higher frequency versus chroma since the eye is more sensitive to brightness versus changes in hue. These signals are low pass filtered to remove high frequency content that might cause aliasing. The filtered signals are then digitized in a 10-bit data stream. BT.601 and BT.656 govern component analog RGB video signal-to-digital parallel and serial interface operating at SMPTE259M video rate. Similarly, SMPTE291M, SMPTE272M, and AES3 define how audio will be mapped into the SMPTE259M ancillary data channel.

High definition format has a similar architecture as well. In high-definition formats, data rates will be faster and separate parallel interfaces are used for brightness and color channels. BT.709 specifies how luminance and chrominance are mapped to convert from RGB video to digital representation. To support different spatial resolutions, different SMPTE standards were developed, namely SMPTE274 1920X1080, SMPTE296 1280X720, and SMPTE240 to transport analog video.

Ancillary data formatting structure of the digital video is described in SMPTE291M. This standard defines transport of video and audio in the form of 10-bit words.

For digital audio mapping, SMPTE299M specifies how digital audio is transmitted and embedded within the ancillary data packet. Signals defined by these standards are transmitted using SMPTE292 in a serial fashion. This standard specifies the electrical interface operating at 1.5 Gbps over a single-ended 75- Ω coax. SMPTE292M is used to transport either 720P or 1080i spatial resolution. To transport higher resolution such as 1080p60 or 1080p50, SMPTE425 is used to transport two 1080i or a native 1080p60 video frame over a single 75- Ω coax.

2



2 Derivation of the SDI Bit Rate

An Excel® spreadsheet was used to calculate bit rates for different video frame formats. For higher spatial resolution, proposed ST-2082-10 defines mapping of different source images into a single 12 Gbps serial interface. The different image format is divided into sub images and then mapped onto an 80-bit virtual interface operating at 148.5 MHz to create a serial 12G data stream.

The key considerations are:

- 1. Sampling structure
- 2. Whether video is interlaced or progressive
- 3. Video frame rate
- 4. Number of lines per frame
- 5. Sampling rate
- 6. Number of samples per line

When the signal is interlaced, two fields are transmitted for each frame of video. For a progressive signal, each frame of video is transmitted as a single field. The 1080p60 standard, for example, calls out a progressive video standard which transmits each frame of video as a single field, at 60 frames and 60 fields per second.

For component video there are typically two sample rates – one for the luma component and one for the chroma components. When the chroma components are sampled at half the sampling rate of the luma components, this is called a 4:2:2 sampling structure for historical reasons. When the sample rates are the same for the luma and chroma components, this is called a 4:4:4 sampling structure.

Note the number of lines per frame is related to, but not identical to, familiar video standards – for example, 1080p60 has 1125 lines per frame. Only 1080 of them are active video lines.

The sampling rate for the signal is chosen so that the signal can be sampled without aliasing. The information content of each component video determines the required bandwidth for each component. The information content is determined by the number of samples per video line, the number of video lines per frame, and the frame rate.

Using the elements above, the bit rate can be calculated. The following symbols are used in the calculations (assuming 4:2:2 sampling):

$BIT_{RATE} = 20^{*}F_{R}^{*}LUMA_{SAMPLE}^{*}LNS_{FRAME}$	(1)
$PATH_{LENGTH} = 2*10*LUMA_{ACTIVE}*(1/BIT_{RATE})$	(2)

 \mathbf{F}_{R} — Frame Rate in Hz (Frames/second)

LUMA_{SAMPLE} — Number of Luma Samples per line

LNS_{FRAME} — Number of lines per frame

BIT_{RATE} — Bit Rate in bits/second

LUMA_{ACTIVE} — Number of Active Samples per Line

PATH_{LENGTH} — Pathological Pattern Duration in seconds

Note:

1. It is assumed that the number of luma and chroma samples are the same – 4:2:2 Resolution.

2. There are 10 bits per sample.

Table 1 shows video bit rates for 3 Gbps and below.

З



Derivation of the SDI Bit Rate

Table 1. Video Bit Rates for 3 Gbps and Below

SPECIFICATION	SYSTEM NO.	SYSTEM NOMENCLATURE	LUMINANCE or R'G'B' SAMPLES per ACTIVE LINE (LUMA _{ACTIVE})	ACTIVE LINES per FRAME	FRAME RATE (F _R) (Hz)	INTERFACE SAMPLING FREQUENCY fs (MHz)	LUMINANCE SAMPLE PERIODS per TOTAL LINE (LUMA _{SAMPLE})	TOTAL LINES per FRAME (LNS _{FRAME})	BIT RATE(BIT _{RATE})	PATHOLOGICAL LENGTH (PATH _{LENGTH)}
SMPTE274M	1	1920 X 1080/60/P	1920	1080	60	148.5	2200	1125	297000000	1.29E-05
	2	1920 X 1080/59.94/P	1920	1080	59.94	148.35	2200	1125	2967030000	1.29E-05
	3	1920 X 1080/50/P	1920	1080	50	148.5	2640	1125	297000000	1.29E-05
	4	1920 X 1080/60/I	1920	1080	30	74.25	2200	1125	1485000000	2.59E-05
	5	1920 X 1080/59.94/I	1920	1080	29.97	74.18	2200	1125	1483515000	2.59E-05
	6	1920 X 1080/50/I	1920	1080	25	74.25	2640	1125	1485000000	2.59E-05
	7	1920 X 1080/30/P	1920	1080	30	74.25	2200	1125	1485000000	2.59E-05
	8	1920 X 1080/29.97/P	1920	1080	29.97	74.18	2200	1125	1483515000	2.59E-05
	9	1920 X 1080/25/P	1920	1080	25	74.25	2640	1125	1485000000	2.59E-05
	10	1920 X 1080/24/P	1920	1080	24	74.25	2750	1125	1485000000	2.59E-05
	11	1920 X 1080/23.98/P	1920	1080	23.98	74.18	2750	1125	1483762500	2.59E-05
SMPTE296M	1	1280 X 720/60	1280	720	60	74.25	1650	750	1485000000	1.72E-05
	2	1280 X 720/59.94	1280	720	59.94	74.18	1650	750	1483515000	1.73E-05
	3	1280 X 720/50	1280	720	50	74.25	1980	750	1485000000	1.72E-05
	4	1280 X 720/30	1280	720	30	74.25	3300	750	1485000000	1.72E-05
	5	1280 X 720/29.97	1280	720	29.97	74.18	3300	750	1483515000	1.73E-05
	6	1280 X 720/25	1280	720	25	74.25	3960	750	1485000000	1.72E-05
	7	1280 X 720/24	1280	720	24	74.25	4125	750	1485000000	1.72E-05
	8	1280 X 720/23.98	1280	720	23.98	74.18	4125	750	1483762500	1.73E-05



3 UHD Video Bit Rate Calculation

The proposed ST 2082-10 calls for the mapping of different source image format and ancillary data into a single 12 Gbps SDI coax cable. The source image is divided into two or four sub images. The sub images are then mapped into eight 10-bit streams to build an 80-bit virtual interface operating at 148.5 MHz clock rate. There are two methods of mapping: In one case, a 2160-line source image is mapped into a 12 Gbps NRZ serial interface. In the second case, the gamma-corrected Y'C'_BC'_R 1080 image is mapped into the 12G SDI serial interface.

Using the proposed ST 2082-10, bit rate and pathological length can be calculated (assuming 4:2:2 sampling):

L_{LENGTH} — Overall Line Length

 \mathbf{F}_{R} — Frame Rate

N_{SUB} — Number of Sub-Image

N_I — Total number of lines per sub image

DATA_{STREAM} — Data Stream per Sub Image

NACTIVE --- Number of active samples per line

 $BIT_{RATE} = N_{I}^{*}L_{LENGTH} *20^{*}F_{R}^{*}N_{SUB}$ $P_{LENGTH} = 20^{*}DATA_{STREAM}^{*}(1/BIT_{RATE})$

(3) (4)

5



UHD Video Bit Rate Calculation

Table 2. Proposed UHD Video Bit Rates

MAPPING MODE	SMPTE PROPOSED STANDARD	SIGNAL TYPE/ SAMPLING STRUCTURE	TOTAL NUMBER of LINES/FRAME/ SUB IMAGE (N _I)	OVERALL LINE LENGTH (L _{LENGTH}) TOTAL SAMPLES per LINE	N _{SUB}	F _R	ACTIVE SAMPLES per LINE (N _{ACTIVE})	DATA STREAM per SUB IMAGE (DATA _{STREAM})	P _{length}	BIT _{RATE}	BIT _{RATE} (Mbps)
	ST 2036-1	4:2:2 Component	1125	2200	4	60	1920	2	6.46E-06	1.188E+10	11880
	3840X2160										
	ST 2048-1	4:2:2 Component	1125	2200	4	60	1920	2	6.46E-06	1.188E+10	11880
4	4096X2160										
I	ST 2036-1	4:4:4 Component	1125	2200	4	30	1920	2	1.29E-05	1.188E+10	11880
	3840X2160										
	ST 2048-1	4:4:4:4 Component	1125	2200	4	30	1920	2	1.29E-05	1.188E+10	11880
	4096X2160										
	ST 274	4:4:4 Component	1125	1100	2	120	1024	4	1.38E-05	1.188E+10	11880
	1920X1080										
	ST 2048-2	4:4:4 Component	1125	1320	2	100	1024	4	1.38E-05	1.188E+10	11880
	2048x1080										
	ST 274	4:4:4 Component	1125	1375	2	96	1024	4	1.38E-05	1.188E+10	11880
2	1920X1080										
	ST 274	4:2:2:4 Component	1125	1375	2	96	1024	4	1.38E-05	1.188E+10	11880
	2048X1080										
	ST 274	4:2:2:4 Component	1125	1375	2	96	960	4	1.129E-05	1.188E+10	11880
	2048X1080										



4 Conclusion

Serial Digital Interface bit rates can be computed in a simple manner from the characteristics of the video signals to be transmitted. This is a simple, but profound, characteristic of SDI signals. Understanding the basis for the bit rates of SDI signal provides valuable insight into how these signals are generated, transported, and displayed.

5 References

- 1. Bernard Grob and Charles E. Herndon, *Basic Television and Video Systems*, 6th ed. Westerville, OH: McGraw Hill, 1999.
- 2. Keith Jack, Video Demystified. San Diego, CA: HighText Interactive, Inc., 1996.
- 3. National Semiconductor Corp., *Broadcast Video Owner's Manual*, 2nd ed. Santa Clara, CA: National Semiconductor Corp., 2008
- 4. Society of Motion Picture and Television Engineers, SMPTE274M-2005; for Television 1920 x 1080 Image Sample Structure, Digital Representation and Digital Timing Reference Sequences for Multiple Picture Rates (Society of Motion Picture and Television Engineers, 2005).

7

Conclusion

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications				
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive			
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications			
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers			
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps			
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy			
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial			
Interface	interface.ti.com	Medical	www.ti.com/medical			
Logic	logic.ti.com	Security	www.ti.com/security			
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense			
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video			
RFID	www.ti-rfid.com					
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com			
Wireless Connectivity	www.ti.com/wirelessconnectivity					

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated