IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain application using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage (“Critical Applications”).

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer’s applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1997, Texas Instruments Incorporated
TRADEMARKS

TI is a trademark of Texas Instruments Incorporated.

Other brands and names are the property of their respective owners.
CONTACT INFORMATION

US TMS320 HOTLINE      (281) 274-2320
US TMS320 FAX           (281) 274-2324
US TMS320 BBS           (281) 274-2323
US TMS320 email         dsph@ti.com
Interfacing External Memory to the TMS32010

Abstract

This report describes interface circuits for the TMS32010 to asynchronous inputs and to external memory devices, such as external ROM or RAM. A description of hardware peripheral devices interface device produced by Pacific Microcircuits is also included, which eases the TMS32010 interface to both external memory and codec devices.
Product Support on the World Wide Web

Our World Wide Web site at www.ti.com contains the most up to date product information, revisions, and additions. Users registering with TI&ME can build custom information pages and receive new product updates automatically via email.
INTRODUCTION

External ROM or RAM can be interfaced to the memory bus of the TMS32010 microprocessor in applications that require additional RAM or program memory.

The purpose of this application report is to describe two basic low-cost methods for expanding the TMS32010's memory configuration:

1. Direct expansion, utilizing a standard memory cycle for memory access
2. Extended memory interface, utilizing an address (latched using a standard memory cycle) that automatically increments or decrements after each access.

Of the two methods, the first method is very efficient for program and small data memory expansion, whereas the second method is more useful for large data memory expansion.

The design techniques presented here can easily be extended to encompass interface of other devices to the TMS32010. Each of the circuits discussed in this application report has been built and tested to verify its operation.

RAM/ROM PROGRAM MEMORY EXPANSION

For systems requiring additional program memory or small amounts of external data memory, the direct expansion circuit described in this section provides a straightforward approach.

The TMS32010 program memory can be expanded beyond the 1.5K-word internal capacity in two ways:

1. Implementing an additional 2.5K words externally (MC/MP = 1), or
2. Implementing the full 4K-word program memory space externally (MC/MP = 0).

In either case, the memory is accessed in a single memory cycle and appears no different to the TMS32010 than internal program memory. The circuit described in this section uses the full 4K-word program memory space implemented externally using MC/MP = 0. This configuration is useful in applications where, perhaps for cost reasons, using a masked ROM version of the TMS32010 is impractical.

Design Considerations

An important consideration in the design of the direct expansion circuit is the desire to minimize chip count in order to reduce cost. This is an important factor in digital signal processing (DSP) systems since their cost must compete with that of analog approaches. In this circuit, as little additional logic as possible is used without sacrificing performance.

The memories used in the circuit are chosen to provide minimum chip count using currently available devices. The circuit is configured with half of the address space implemented as RAM and the other half as PROM. The RAMs used are Advanced Micro Devices Am9128-70 2K x 8 static NMOS RAMs, and the PROMs used are Texas Instruments TBP28S166 2K x 8 TTL PROMs. This memory configuration results in a minimum chip count and provides an even mix between RAM and PROM; however, other RAM/ROM mixes may be used. Note that if PROMs or ROMs are the only external memory required in the system, no additional logic is needed since the interface to most of these devices allows direct connection to the TMS32010.

Using RAM as program memory allows downloading into the address space from slower (possibly EPROM) memory or a host system if required, and also allows for communication between program and data memory spaces using the Table Read (TBLR) and Table Write (TBLW) instructions. If internal program ROM and external program RAM are required, the same external memory configuration may be used with MC/MP set to 1. Note that in this case, external RAM located at addresses coincident with those of the internal program ROM cannot be used without some modification of the address decoding scheme.

Functional Description

The direct memory expansion circuit, shown in Figure 1, consists of the four memory chips, a set of address bus buffers, and logic that controls the address bus buffers and enables the memories' three-state outputs.

The 2K words of PROM are located at addresses 0-7FF, preventing any conflict with I/O ports if present in the system, and RAM is located at addresses 800-FFF. PROM or RAM is selected on the basis of the most significant address line using a single inverter (U8.8,9).

Circuit Operation

Read operations are performed from the PROM/RAM memory space either during opcode or operand fetches or during TBLR instructions. Write operations occur to RAM only during TBLW instructions; write operations to PROM have no effect on the circuit.

The TMS32010 initiates a read operation from either the RAM (U2.3) or the PROM (U4.5) by presenting an address and driving MEN low (see Figure 2). Since the control line to the address latches (buffered WE) is high, these latches (U6,7) are transparent, and the address is presented to the memories after a short propagation delay. After the memory-access time delay, data is available internally but is not driven out of the chip since the memories' three-state outputs (controlled by RDEN) are not enabled. RDEN is generated so that the memories' outputs are not enabled on a read operation until CLKOUT goes high. This
Figure 1. Direct Memory Expansion Circuit
ensures that with fast memories, if MEN occurs early, a data bus conflict will not occur when the read follows a write operation. MEN can be used directly to control the output drivers of the memories if it can be guaranteed that the memory will not drive the data bus immediately following a write operation or if buffers are used on the data bus. Buffers are not used in this design in order to minimize chip count.

After CLKOUT goes high, the memory outputs are enabled. The TMS32010 processor's 50-ns read data setup time to CLKOUT falling is met from CLKOUT rising by an 8-ns propagation delay through the 74AS00 NAND gate (U9) and the memories' 40-ns maximum output turn-on delay (with a 100-ns high portion of CLKOUT). At the end of the cycle, the TMS32010 requires that read data be held at least until CLKOUT falls or MEN goes high, whichever occurs first. This is guaranteed since RDEN will not go high until at least one of these signals changes state.

Write operations begin in a similar manner to read operations, with the exception that the WE signal is active instead of MEN (see Figure 3). Since the address buffers are controlled by WEB (buffered WE), which is high for the first half of the cycle, the buffers are transparent when the address becomes valid. Then, when WEB goes low, the address remains latched until after WE goes high.

Figure 2. Memory Read Timing

Figure 3. Memory Write Timing
The address bus buffers provide the 5-ns address hold time required by the RAMs following WE going high. This hold time is provided by the propagation delay of WE resulting from the two 74ALS04s (U8, 1-4) and the buffer propagation delay. While it is not generally good design practice to rely on propagation delays for timing, in this case the technique can be used to eliminate the need for more cumbersome design approaches, such as delay lines, since the minimum propagation delays for these ALS devices are specified. Note that the address bus buffers are not required if memories with 0-ns write-address hold times (such as the INMOS 4K x 4 devices) are used. These devices are not used here because their organization does not suit the desired configuration of this design.

The remaining memory bus timing requirements for write operations are also easily met by this circuit design. The RAMs require a 30-ns data setup time with respect to WE rising, of which the TMS32010 provides about 80 ns. The data hold time required with respect to WE going high is 5 ns, of which the TMS32010 provides a minimum of 20 ns.

EXTENDED MEMORY INTERFACE

If large program memory expansion is required, bank switching techniques can be employed with the direct expansion scheme to allow greater program memory space, some of which can still be used for small segments of data. These segments of data, however, can only be accessed using TBLR/TBLW instructions. For this reason, the direct expansion scheme is quite inefficient when large amounts of external data storage are required.

To implement large data memory expansion, the extended memory interface can be used. With this approach, memory can be accessed in two cycles once an address has been loaded, making this technique preferable to the direct memory expansion scheme for data storage. Note that the primary savings in cycles required to access the memory result from loading the address only once and having this address increment or decrement with each access. Thus, for the most efficient use of this memory, data should be stored sequentially to avoid having to reload an address for each access. If data is not saved sequentially, four cycles are required for each access, making the direct expansion scheme the preferred approach.

The extended memory interface is more efficient for data storage, but may be used to access instructions even though they cannot be executed directly. Instructions are accessed by using an IN instruction, followed by a TBLW instruction, thereby placing the instruction in program memory. Because the transfer requires a minimum of five cycles, this technique should only be used to store instructions that need to be accessed infrequently. This feature is useful, for example, for implementing downloads from slow memory or a host system.

The extended memory expansion approach may also be used in conjunction with one of the direct memory expansion schemes to expand both program and data memory efficiently.

Design Considerations

A primary consideration of the extended memory expansion design is to implement an efficient interface to large amounts of data memory. The program interface to this memory uses the I/O ports. These ports are accessed in two cycles, whereas three cycles are required to access program memory via the TBLR/TBLW instructions.

This interface is mapped into three port locations:
1. Port 0, which receives the starting address for the memory access
2. Port 1, which decrements the address following each access
3. Port 2, which increments the address following each access.

Functional Description

The extended memory interface circuit, shown in Figure 4, contains the minimum amount of logic required to efficiently communicate with larger amounts of memory at relatively high speeds. Due to the nature of the interface, the devices used for the memory space are not required to be as fast as those used in the direct expansion circuit. The devices used are Synertek SY2128-1 4K x 4 NMOS static RAMs, chosen on the basis of their organization and availability. The RAM organization provides a 4K x 16 memory space using only four chips.
The address used to access these RAMs is derived from a 12-bit up/down counter, implemented using three 74LS169A 4-bit counters (U6-8) cascaded together. An address is loaded into the counters, using an OUT instruction to port address 0. Then, with each access to port 1 or 2, this address is decremented or incremented, respectively.

The logic controlling this interface consists of a 74ALS138 decoder (U12), which decodes the three port addresses and some miscellaneous gating that generates strobe and enable signals (U9-11,13,14).

**Circuit Operation**

The memory in the extended memory interface circuit is accessed using three types of memory cycles:

1. An address load cycle
2. A read cycle to RAM
3. A write cycle to RAM.

Addresses are loaded by writing the desired address to port 0. In order to simplify the design, logic to allow reading of the address counters was not included. Therefore, port 0 should not be read or improper loading of the counters will occur. Note that although reading port 0 may corrupt the counters' contents, succeeding loads will function properly.

After an address is loaded, each access to either port 1 or 2 decrements or increments, respectively, the memory address after the completion of the cycle. Since the effective address for the next memory cycle becomes valid shortly after the end of the current cycle, the RAMs used can be quite slow. Their speed is limited only by the output enable time, which is generally significantly faster than the address access time. The memories used in this circuit must have an output enable time of no more than 42 ns, but their address access time can be as slow as 150 ns or more. For this reason, less expensive memories can be used.

Figure 5 shows an address load operation. The address presented by the TMS32010 is decoded by the 74ALS138 and some random logic, consisting of AND and OR gates and an inverter, to detect an access to port 0. This decode results in the LOAD and CNTEN signals going active (low). The LOAD signal indicates that this is a load operation, and CNTEN enables the counters. CLK, the clock signal to the
counters (in this case, derived from $\overline{WE}$), goes high at the end of the cycle when both the $\overline{LOAD}$ and a $\overline{CNTEN}$ decodes are stable. The rising edge of CLK synchronously clocks the address from the TMS32010 data lines into the counters. Shortly after the rising edge of CLK, the loaded address is available to the memories at the output of the counters.

Figure 5. Address Load Timing
In a read operation, as shown in Figure 6, the TMS32010 address is decoded to detect a port address in the same manner as in an address load operation. In this case, however, accessing port addresses 1 and 2 results in the CNTEN signal being active and the LOAD signal inactive. In addition, the U/D signal asserts the correct state of the up/down control input to the counters depending on whether the cycle is an incrementing or decrementing access. In an I/O read cycle from the TMS32010, the DEN signal is active, and the interface uses this signal both to enable the memories’ output buffers and to clock the counters at the end of the buffer access. Since inverted DEN is gated with CLKOUT to enable the memories’ output buffers, the buffers will not be enabled until CLKOUT goes high. As in the direct memory interface, this feature is included to avoid any bus conflicts that might occur between the TMS32010 and the memories following a write operation. Note that if the system reads other port addresses, DEN must be further gated to ensure that only the accessed port’s output buffers are enabled.

Figure 6. RAM Read Timing
Figure 7. RAM Write Timing

The 35-ns output enable time of the SY2128-1 RAMs (U2-5), added to the delay due to the 74AS00 (U15), acceptably meets the 50-ns data setup time required by the TMS32010. At the end of the cycle, DEN going high causes CLK to go high which either increments or decrements the memory address contained in the counters depending on the state of U/D. Thus, the following access is made from the next sequential location.

A write cycle, as shown in Figure 7, occurs in much the same manner as a read cycle. The TMS32010 address is decoded to activate CNTEN and produce the correct state of U/D. At the end of the cycle, when WE goes high, the CLK signal generated from WE strobes the data into the memories and increments or decrements the address in the counters.

SUMMARY

Two basic low-cost methods for expanding the TMS32010’s memory configuration have been described in this application report. The direct memory expansion scheme provides program and small data memory expansion, and the extended memory interface provides large data memory expansion. The design techniques used in these interfaces may be extended to encompass interface of other devices to the TMS32010.
Pacific Microcircuits Ltd. in British Columbia, Canada, has introduced a peripheral chip to support the TMS32010. The preliminary specification is included in the appendix of this application report to facilitate minimum chip-count design in TMS32010-based systems. In addition to the electrical specification, a schematic for an audio-processor board and an application note for PD32HC01 interrupt handling are provided.

The PD32HC01 is a digital signal processor interface circuit intended for use in voice-band signal processing applications. This CMOS single chip offers an efficient interface between the TMS32010 and external RAM, ROM, and a serial codec (see Figure A-1).

For further information on price, availability, and support, please refer to the list of Pacific Microcircuits Ltd. representatives on the last page of this appendix.

Figure A-1. Voice-Band Signal Processing Interface
PD32HC01
SIGNAL PROCESSOR INTERFACE
for the T.I. TMS32010

Preliminary - September 1985

Features
- Single-chip solution to TMS32010 interfacing
- Serial Codec port
- Serial Data comm. port
- I/O and interrupt control
- Decoding for external RAM and ROM memory
- I/O expansion interface
- 2400 Hz bit rate generator
- Low-power CMOS technology

Description
The PD32HC01 is a DIGITAL SIGNAL PROCESSOR INTERFACE circuit, intended for use in voice band signal processing circuits. It provides an optimized interface between the Texas Instruments TMS32010 digital signal processor and external RAM, ROM, and Codec.

Applications
- Voice coders/decoders
- Speech synthesis
- Speech recognition
- Digital telephony
- Data communications
- Digital radio

Package Availability
- 40 Lead DIL Ceramic (PD32HC01C)
- 40 Lead DIL Plastic (PD32HC01E)
- 44 Lead Surface Mounted Plastic (PD32HC01P)

TYPICAL APPLICATION (FIG. 1)
## PD32HC01 Pin Description

<table>
<thead>
<tr>
<th>Pin</th>
<th>Name</th>
<th>I/O</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-3</td>
<td>A0-A2</td>
<td>Inputs</td>
<td>Address bus from processor.</td>
</tr>
<tr>
<td>4</td>
<td>INT</td>
<td>Output</td>
<td>Interrupt request to processor. Responds to RXC, TXC, or Codec A/D interrupts.</td>
</tr>
<tr>
<td>5</td>
<td>B10</td>
<td>Output</td>
<td>Polled output port bit to processor. Data source to be polled is specified in the Peripheral Status Register.</td>
</tr>
<tr>
<td>6</td>
<td>CLK</td>
<td>Input</td>
<td>4.128 MHz (nominal) clock, derived from processor clock. Drives the bit rate generator and Codec interface timing.</td>
</tr>
<tr>
<td>7,8</td>
<td>WPS, RP5</td>
<td>Output</td>
<td>Decoded I/O port write and read pulses for I/O expansion.</td>
</tr>
<tr>
<td>9-13</td>
<td>A7-A11</td>
<td>Inputs</td>
<td>Address bus from processor.</td>
</tr>
<tr>
<td>14</td>
<td>DRIVE</td>
<td>Output</td>
<td>Output bit controlled from the Peripheral Status Register.</td>
</tr>
<tr>
<td>15</td>
<td>SCAN</td>
<td>Input</td>
<td>Input bit selected from the Peripheral Status Register to appear on B10.</td>
</tr>
<tr>
<td>16</td>
<td>RXD</td>
<td>Input</td>
<td>Serial data input. Must be stable on the rising edge of RXC. Selected from the Peripheral Status Register to appear on B10.</td>
</tr>
<tr>
<td>17</td>
<td>RXC</td>
<td>Input</td>
<td>Serial data receive clock. Rising edge retimes RXD, and raises an RX clock interrupt.</td>
</tr>
<tr>
<td>18</td>
<td>TXD</td>
<td>Output</td>
<td>Serial data output. Programmed from the Peripheral Status Register. Edges of TXD are synchronized to the rising edge of TXC.</td>
</tr>
<tr>
<td>19</td>
<td>TXC</td>
<td>Input</td>
<td>Serial data transmit clock. Rising edge clocks out data onto TXD from the Peripheral Status Register, and raises a TX clock interrupt.</td>
</tr>
<tr>
<td>20</td>
<td>VSS</td>
<td>Power</td>
<td>Negative supply (ground).</td>
</tr>
<tr>
<td>21</td>
<td>BRATE</td>
<td>Output</td>
<td>2400 Hz square wave (CLK / 1720 — mask programmable).</td>
</tr>
<tr>
<td>22</td>
<td>CCLK</td>
<td>Output</td>
<td>2.064 MHz (nominal) Codec clock.</td>
</tr>
<tr>
<td>23</td>
<td>RCTD</td>
<td>Output</td>
<td>Codec framing pulse for Codec synchronization. Codec A/D interrupt occurs 16 CLK cycles after RCTD goes high.</td>
</tr>
<tr>
<td>24</td>
<td>RDD</td>
<td>Output</td>
<td>Serial data output to Codec. PCM data is shifted out on the rising edges of the first 8 CCLK cycles after the rising edge of RCTD.</td>
</tr>
<tr>
<td>25</td>
<td>TDD</td>
<td>Input</td>
<td>Serial data input from Codec. PCM data is sampled on the first 8 CCLK falling edges after the rising edge of RCTD.</td>
</tr>
<tr>
<td>26-33</td>
<td>D0-D7</td>
<td>In/Out</td>
<td>Data bus to chip.</td>
</tr>
<tr>
<td>34</td>
<td>RS</td>
<td>Input</td>
<td>Master reset to chip. A low on this input will reset the INT signal, and initialize the bit rate timer. This is a Schmitt trigger input.</td>
</tr>
<tr>
<td>35</td>
<td>ROMEN</td>
<td>Output</td>
<td>ROM enable output. This signal goes low during a valid read from memory locations &gt;000 - &gt;F7F (MEN low).</td>
</tr>
<tr>
<td>36</td>
<td>RAMEN</td>
<td>Output</td>
<td>RAM enable output. This signal goes low during a valid read or write to memory locations &gt;F80 - &gt;FFF (MEN low or WE low).</td>
</tr>
<tr>
<td>37</td>
<td>WE</td>
<td>Input</td>
<td>Write enable to chip. Goes low for I/O or RAM write operations.</td>
</tr>
<tr>
<td>38</td>
<td>DEN</td>
<td>Input</td>
<td>Data enable to chip. Goes low for I/O read operations.</td>
</tr>
<tr>
<td>39</td>
<td>MEN</td>
<td>Input</td>
<td>Memory enable to chip. Goes low for ROM or RAM reads.</td>
</tr>
<tr>
<td>40</td>
<td>VDD</td>
<td>Power</td>
<td>Positive supply (+5 Volts).</td>
</tr>
</tbody>
</table>
Detailed Description

The PD32HC01 consists of 4 functional blocks: a memory and I/O decoder; I/O, interrupt, and serial data port control; a serial Codec port; and a bit rate generator (see figures. 2 & 3).

Memory and I/O Decoder

The memory and I/O decoder segments the 4K word address space of the TMS32010 into 3 areas: a 3956 word ROM area inclusive of addresses >000 to >F7F; a 128 word RAM area inclusive of addresses >F80 to >FFF; and from addresses >XX0 to >XX7, an I/O expansion port, an I/O, interrupt, and serial data port control; and a serial Codec port.

Memory Decoding

The ROMEN signal is used for selecting external program ROM. It goes low during memory read or table read cycles (MEN low), and the processor address is less than >F80.

The RAMEN signal is used for selecting external data RAM. It goes low during memory read, table read, or table write cycles (MEN or WE low), and the processor address is above >F7F.

I/O Expansion Port

The RPS5 and WPS5 signals are used for I/O port expansion. RPS5 goes high during an I/O read cycle from port 5 (DEN low). WPS5 goes high during an I/O write cycle to port 5, or a table write cycle to address >XX5 (WE low).

I/O, Interrupt, and Serial Data Port

The Program Status Register (PSR) at port location 6 controls the DRIVE and TXD output signals; the INT output operation via the Codec A/D, TX clock, and RX clock interrupt mask bits; and selects inputs to be tested on BIO (interrupt flags; the SCAN input; or the retimed RXD input). The bit encoding of the PSR is shown below:

bit 0: RXMSK, RX clock interrupt mask.
bit 1: TXMSK, TX clock interrupt mask.
bit 2: ADMSK, Codec interrupt mask.

Writing 1's to these bits will mask interrupts from the respective sources, and/or clear posted interrupts. Writing 0's will enable interrupts. By testing for the interrupting source on the BIO line, interrupt vectoring can be managed (see bits 3,4,5 description).

bits 3,4,5: BIO Source Select. These three bits select one of five input sources (interrupt flags or pin inputs) onto the BIO output:

+--------------------------------------------------+
| bit 5 | bit 4 | bit 3 | Selected Source                  |
+--------------------------------------------------+
| 0     | 0     | 0     | Codec A/D Int. status            |
| 0     | 0     | 1     | TX Clock Int. status             |
| 0     | 1     | 0     | RX Clock Int. status             |
| 0     | 1     | 1     | SCAN bit input                   |
| 1     | X     | X     | Retimed RXD input                |
+--------------------------------------------------+

Whenever a posted interrupt is selected, BIO will go low. BIO will stay high if the selected interrupt is not posted. When the SCAN input or the retimed RXD input is selected, BIO follows the polarity of the respective signal.

bit 6: TXD, the serial data port transmit data bit. This signal is retimed by the rising edge of the TXC clock, and appears on the TXD output pin.

bit 7: DRIVE, a general purpose output pin.

Serial Codec Port

The Serial Codec Port consists of 8-bit Transmit and Receive data registers, designed to directly interface to Motorola 14400 series PCM Monochips.

The Transmit Register forms incoming serial data on TDO into 8-bit parallel PCM samples, while the Receive Register forms 8-bit parallel PCM data samples into serial data on RDO. The operation of these registers is controlled by the Codec Timing Generator, which also generates the CCLK, the RCTD, and the internal A/D interrupt signals.

Data written to the Receive Register at I/O port location 3 is inverted, and sent MSB first on the RDO pin. Data is shifted out on the 8 rising edges of CCLK following the rising edge of RCTD. To prevent Receive Register underflow, data must be available in the Receive Register within 248 CCLK cycles after an A/D interrupt (nominally 120 usec).

Serial PCM data on the TDO pin is inverted, and read into the Transmit Register, MSB first, at I/O port location 3. Data is shifted in on the 8 falling edges of CCLK following the rising edge of RCTD. To prevent Transmit Register overflow, data must be read within 248 CCLK cycles after an A/D interrupt (nominally 120 usec).

Bit Rate Generator

The BRATE output signal is nominally a 2400 Hz square wave, derived from the CLK input divided by 1720 (mask programmable). This signal may be used for bit rate generation, TXC or RXC clocking, or real-time interrupts. BRATE is reset whenever the RS signal is low.
### Address and Input/Output Map

<table>
<thead>
<tr>
<th>Address/Port</th>
<th>R/W</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>&gt;XX3 Port 3</td>
<td>Read</td>
<td>Codec Transmit Register. Valid for 248 CCLK cycles (nominally 120 usec) after an A/D interrupt. This 8-bit register contains the inverted version of the digitized serial PCM signal appearing on TDD. This register can only be read by using a IN from port 3 instruction.</td>
</tr>
<tr>
<td>&gt;XX3/Port 3</td>
<td>Write</td>
<td>Codec Receive Register. Must be valid within 248 CCLK cycles (nominally 120 usec) after an A/D interrupt. Data written to this 8-bit register will be inverted and shifted out on the RDI pin. This register can be written using a OUT to port 3 instruction, or by using a TBLW to address &gt;XX3 (address must be less than &gt;F80).</td>
</tr>
<tr>
<td>&gt;XX5/Port 5</td>
<td>Read</td>
<td>Input Port Expansion. The RPS signal will pulse high whenever an IN from port 5 instruction is executed.</td>
</tr>
<tr>
<td>&gt;XX5/Port 5</td>
<td>Write</td>
<td>Output Port Expansion. The WPS signal will pulse high whenever an OUT to port 5, or TBLW to &gt;XX5 instruction is executed (address must be less than &gt;F80).</td>
</tr>
<tr>
<td>&gt;XX6/Port 6</td>
<td>Write</td>
<td>Program Status Register. This register is used to: Select I/O and interrupt status bits onto the BTO pin; mask and reset interrupts; control the DRIVE pin; and to send data on TXD. This register can be written using an OUT to port 6 instruction, or by using a TBLW to address &gt;XX6 (address must be less than &gt;F80).</td>
</tr>
<tr>
<td>&gt;000- &gt;77F</td>
<td>Read</td>
<td>Program ROM space. Notice that the I/O space and the ROM space are mapped to overlapping addresses, but are distinguished by the MEN and DEN signals. MEN will go low for valid instruction reads, while DEN will go low for I/O reads.</td>
</tr>
<tr>
<td>&gt;780- &gt;7FF</td>
<td>R/W</td>
<td>Data/Program RAM space. For read cycles, MEN goes low; for write cycles WE goes low.</td>
</tr>
</tbody>
</table>

### Notes:

1. When using TBLW to perform Output, many aliases of the I/O port locations exist due to incomplete address decoding. To maintain compatibility with future products, it is recommended that addresses >000 to >007 be used. When using OUT instructions, the TMS32010 always addresses >000 to >007, and the aliases are irrelevant.

2. Some I/O addresses are not used. To prevent data corruption, port locations 0, 1, 2, and 4 should not be written with TBLW or OUT.

3. The I/O read locations can only be accessed with a TMS32010 IN instruction. The actual address locations are shown, however, for applications using other than the TMS32010 processor.
**Recommended operating conditions** $\bullet V_{SS} = 0$ Volts

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply voltage</td>
<td>$V_{DD}$</td>
<td>4.75</td>
<td>5.0</td>
<td>5.25</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Input high voltage</td>
<td>$V_{IH}$</td>
<td>2</td>
<td></td>
<td>$V_{DD}+0.3$ V</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Input low voltage</td>
<td>$V_{IL}$</td>
<td>-0.3</td>
<td></td>
<td>0.8</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Output high current</td>
<td>$I_{OH}$</td>
<td>3</td>
<td></td>
<td></td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>Output low current</td>
<td>$I_{OL}$</td>
<td>3</td>
<td></td>
<td></td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>Operating Temperature</td>
<td>$T_A$</td>
<td>0</td>
<td></td>
<td>70</td>
<td>°C</td>
<td></td>
</tr>
</tbody>
</table>

**Electrical characteristics over recommended operating conditions**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Test Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>High level output voltage</td>
<td>$V_{OH}$</td>
<td>3.5</td>
<td>4.5</td>
<td></td>
<td>V</td>
<td>$I_{OH} = 1$ mA</td>
</tr>
<tr>
<td>Low level output voltage</td>
<td>$V_{OL}$</td>
<td>0.3</td>
<td>0.5</td>
<td></td>
<td>V</td>
<td>$I_{OL} = 2$ mA</td>
</tr>
<tr>
<td>RS hysteresis voltage</td>
<td>$V_{HYS}$</td>
<td>200</td>
<td></td>
<td></td>
<td>mV</td>
<td>$V_{SS} &lt; V_{IN} &lt; V_{DD}$</td>
</tr>
<tr>
<td>Off-state leakage current</td>
<td>$I_{OZ}$</td>
<td>0.5</td>
<td>5</td>
<td></td>
<td>uA</td>
<td>$V_{SS} &lt; V_{IN} &lt; V_{DD}$</td>
</tr>
<tr>
<td>Input current</td>
<td>$I_{IN}$</td>
<td>0.5</td>
<td>5</td>
<td></td>
<td>uA</td>
<td>$V_{SS} &lt; V_{IN} &lt; V_{DD}$</td>
</tr>
<tr>
<td>Supply current</td>
<td>$I_{DD}$</td>
<td>2</td>
<td></td>
<td></td>
<td>mA</td>
<td>$V_{SS} &lt; V_{IN} &lt; V_{DD}$</td>
</tr>
<tr>
<td>Input capacitance</td>
<td>$C_{I}$</td>
<td>10</td>
<td></td>
<td></td>
<td>pF</td>
<td>$1$ MHz;</td>
</tr>
<tr>
<td>Output capacitance</td>
<td>$C_{O}$</td>
<td>10</td>
<td></td>
<td></td>
<td>pF</td>
<td>all other pins 0 V</td>
</tr>
<tr>
<td>CLK input frequency</td>
<td>$F_{CLK}$</td>
<td>0</td>
<td>4.128</td>
<td>6.0</td>
<td>MHz</td>
<td></td>
</tr>
</tbody>
</table>

Note: 1. See Fig. 4 for DUT test loads.
2. Typical specifications are valid at $T_A = 25$ °C, $V_{DD} = 5.0$ Volts.
3. $I_{DD}$ is a function of $V_{DD}$, clock frequency, and output loading.

**TEST LOADS (FIG. 4)**

![Test Loads Diagram]
<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>R (1) t_{ROMHL1}</td>
<td>ROMEN select time from addr.</td>
<td>28</td>
<td>25</td>
<td>nsec</td>
<td></td>
</tr>
<tr>
<td>O (2) t_{ROMHL1}</td>
<td>ROMEN deselect time from addr.</td>
<td>30</td>
<td>25</td>
<td>nsec</td>
<td></td>
</tr>
<tr>
<td>M (3) t_{ROMHL2}</td>
<td>ROMEN select time from MEN</td>
<td>18</td>
<td>15</td>
<td>nsec</td>
<td></td>
</tr>
<tr>
<td>(4) t_{ROMHL2}</td>
<td>ROMEN deselect time from MEN</td>
<td>24</td>
<td>21</td>
<td>nsec</td>
<td></td>
</tr>
<tr>
<td>R (5) t_{RAMHL1}</td>
<td>RAMEN select time from addr.</td>
<td>27</td>
<td>15</td>
<td>nsec</td>
<td></td>
</tr>
<tr>
<td>A (6) t_{RAMHL1}</td>
<td>RAMEN deselect time from addr.</td>
<td>26</td>
<td>14</td>
<td>nsec</td>
<td></td>
</tr>
<tr>
<td>M (7) t_{RAMHL2}</td>
<td>RAMEN select time from MEN</td>
<td>24</td>
<td>21</td>
<td>nsec</td>
<td></td>
</tr>
<tr>
<td>A (8) t_{RAMHL2}</td>
<td>RAMEN deselect time from MEN</td>
<td>27</td>
<td>23</td>
<td>nsec</td>
<td></td>
</tr>
<tr>
<td>R (9) t_{RAMHL3}</td>
<td>RAMEN select time from addr.</td>
<td>27</td>
<td>21</td>
<td>nsec</td>
<td></td>
</tr>
<tr>
<td>M (10) t_{RAMHL3}</td>
<td>RAMEN deselect time from addr.</td>
<td>24</td>
<td>19</td>
<td>nsec</td>
<td></td>
</tr>
<tr>
<td>R (11) t_{RAMHL4}</td>
<td>RAMEN select time from WE</td>
<td>21</td>
<td>15</td>
<td>nsec</td>
<td></td>
</tr>
<tr>
<td>A (12) t_{RAMHL4}</td>
<td>RAMEN deselect time from WE</td>
<td>26</td>
<td>15</td>
<td>nsec</td>
<td></td>
</tr>
</tbody>
</table>

| (13) t_{DR1} | Data read access time from addr. | 33 | 29 | nsec |
| R (14) t_{DRHLD1} | Data read hold time from addr. | 60 | 56 | nsec |
| E (15) t_{DR2} | Data read access time from DEN | 60 | 56 | nsec |
| S (16) t_{DRHLD2} | Data read hold time from DEN | 56 | 56 | nsec |
| I (17) t_{RPLHL1} | RPS select time from address | 32 | 30 | nsec |
| S (18) t_{RPLHL2} | RPS deselect time from address | 30 | 27 | nsec |
| T (19) t_{RPLHL3} | RPS select time from DEN | 26 | 23 | nsec |
| E (20) t_{RPLHL3} | RPS deselect time from DEN | 24 | 23 | nsec |
| R (21) t_{ASW} | Address set-up time to WE | 4 | 3 | nsec |
| R (22) t_{AHLDW} | Address hold time from WE | 3 | 2 | nsec |
| & (23) t_{DSW} | Data write set-up time to WE | -25 | -19 | nsec |
| I (24) t_{DWHLD} | Data write hold time from WE | 0 | 0 | nsec |
| I (25) t_{WPLHL1} | WPS select time from address | 32 | 28 | nsec |
| / (26) t_{WPHL1} | WPS deselect time from address | 28 | 24 | nsec |
| O (27) t_{WPHL2} | WPS select time from WE | 27 | 23 | nsec |
| O (28) t_{WPHL2} | WPS deselect time from WE | 23 | 19 | nsec |

| S (29) t_{RXDSU} | RXD set-up time to RXC | 20 | 15 | nsec |
| I (30) t_{RXHDLD} | RXD hold time from RXC | 20 | 15 | nsec |
| O (31) t_{TXD} | TXD delay time from TXC | 28 | 23 | nsec |

| C (32) t_{RCDT} | RCDT Delay time from CCLK | 34 | 30 | nsec |
| O (33) t_{TDDSU} | TDD set-up time to CCLK | 16 | 16 | nsec |
| D (34) t_{TDDHLD} | TDD hold time from CCLK | -14 | -14 | nsec |
| E (35) t_{RDD} | RDD delay time from CCLK | 50 | 50 | nsec |
| C (36) t_{ADINT} | INT delay time from RCDT | 45 | 45 | nsec |

Note: 1. See Fig. 4 for DUT test loads.
2. Typical specifications are valid at $T_A = 25^\circ C$, $V_{DD} = 5.0$ Volts
3. $t_{ADINT}(max)$ is $17 \times t_{CLK} = 45$ nsec (nominally 4.1 usec).
Notes on PD32HC01 Interrupt Handling

To handle interrupts on the PD32HC01, the techniques illustrated below may be used. Not all applications may require the full implementation. Details on TMS32010 interrupts may be obtained from the publication "TMS32010 User's Guide", © 1983, Texas Instruments Ltd., Revision B, March 1985. For Mu-law to linear and linear to Mu-law conversion routines, see "Companding Routines for the TMS32010 -- Digital Signal Processing Application Report ", © 1984, Texas Instruments Ltd.

Program Status Register

Set up an 8-bit Program Status Register (PSR) image in data RAM with the following definitions:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>b7</td>
<td>DRIVE</td>
<td>General purpose output bit</td>
</tr>
<tr>
<td>b6</td>
<td>TXD</td>
<td>Serial data output</td>
</tr>
<tr>
<td>b5</td>
<td></td>
<td>3 bit field for selecting BIO input</td>
</tr>
<tr>
<td>b4</td>
<td></td>
<td>0 = A/D interrupt status, 1 = TX interrupt status</td>
</tr>
<tr>
<td>b3</td>
<td></td>
<td>2 = RX interrupt status, 3 = SCAN input, 4 = RXD input</td>
</tr>
<tr>
<td>b2</td>
<td></td>
<td>Interrupt mask/acknowledge bits (active high). Used to clear posted interrupts.</td>
</tr>
<tr>
<td>b1</td>
<td></td>
<td>b2 = A/D interrupt mask, b1 = TX interrupt mask, b0 = RX interrupt mask.</td>
</tr>
<tr>
<td>b0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The status of the PD32HC01 is defined by writing the contents of the PSR to port 6 with an OUT or a TBLW instruction. In addition to defining the state of the DRIVE and TXD pins, the PSR is used to respond to and acknowledge interrupts from the RX clock, TX clock, and a Codec A/D conversion. The following is an example of TMS32010 software which implements interrupt vectoring with the A/D interrupt at highest priority, and TX and RX interrupts at lower priority.

Interrupt Handling Program

```
* CONTEXT SAVE FOR INTERRUPT (INTRP stack and PSR on data page 1)
*
INT    SST    INTRP
SACH   INTRP+1,0  Save_machine_state:
SAACL  INTRP+2   Save_Status;
MPYK   1        Save_ACH;
PAC    2        Save_ACL;
SAACL  INTRP+3   Save_T;
End.
*
* VECTORED INTERRUPT ARBITRATION (BIO Mux always initially points to A/D Interrupt flag)
*
Vector:
  BIOZ  ADDA     IF A/DInterrupt THEN
  ADD   ONE,3     A/DInterrupt_service
  END;
  LAC   PSR,0
  ADD   ONE,3     IF TXInterrupt THEN
  OUT   PSR,PA6   TXInterrupt_service
  END;
  BIOZ  TXDAT
```

© 1985 Pacific Microcircuits Ltd.
1645 140th Street, White Rock, B.C., Canada V4A 4H1. (604) 536-1886
* ADD   ONE;3  IF RX İnterrupt THEN
  SACL  PSR   RX İnterrupt_service
  OUT  PSR,PA6 END;
  BIO2  RXDAT

* INTERRUPT ERROR RECOVERY PROCEDURE (Should never need execution)
  LACK  >C0  IF No İnterrupt THEN
  AND  PSR   Initialize_PSR;
  SACL  PSR   Restore_machine_state;
  OUT  PSR,PA6 Return_from_interrupt;
  ZALH  INTRP+1 END;
  ADDS  INTRP+2 END
  LT   INTRP+3
  LST  INTRP
  EINT  INTRP
  RET

* INTERRUPT SERVICE ROUTINES (A/D, TX DATA, RX DATA)

* ADDA: Clear A/D interrupt, process, restore machine state, and return.
* TXDAT: Disable TX interrupt, process, restore machine state (and enable TX interrupt), and return.
* RXDAT: Disable RX interrupt, process, restore machine state (and enable RX interrupt), and return.

* ADDA LAC  ONE;2  Clear_AD_interrupt; (highest priority interrupts)
             OR  PSR   (should have fast clear to allow)
             SAACL  PSR   (reposting.)
             OUT  PSR,PA6
             SUB  ONE;2
             SACL  PSR
             OUT  PSR,PA6
             (Body of interrupt service routine)
             ZALH  INTRP+1 Restore_machine_State;
             ADDS  INTRP+2 Return_from_interrupt;
             LT   INTRP+3 END.
             LST  INTRP
             EINT  INTRP
             RET

* TXDAT LACK  >C2  Disable_TX_interrupt;
              OR  PSR   (lower priority interrupts can)
              SAACL  PSR   (be left disabled until interrupt)
              OUT  PSR,PA6   (servicing is complete.)
              (Body of interrupt service routine)
              LACK  >C0
              AND  PSR   Initialize_PSR;
              SACL  PSR   Restore_machine_state;
              OUT  PSR,PA6 Return_from_interrupt;
              ZALH  INTRP+1 END;
              ADDS  INTRP+2
              LT   INTRP+3
              LST  INTRP
              EINT  INTRP
              RET

© 1985 Pacific Microcircuits Ltd.
1645 140th Street, White Rock, B.C., Canada V4A 4H1. (604) 536-1886
RXDAT  LACK >21
OR    PSR
SA CL  PSR
OUT   PSR,PA6
BIOZ  xxx

(Body of interrupt service routine)

LACK >0
AND   PSR
SA CL  PSR
OUT   PSR,PA6
ZALH INTP+1
ADDS INTP+2
LT    INTP+3
LST   INTP
EINT
RET

A/D Interrupt Handling

When responding to an A/D interrupt, the following TMS32010 code is appropriate:

OUT   SMPL,PA3  (output a sample)
IN    SMPL,PA3  (input a sample)

(Remainder of Interrupt Service Routine)

Note that if the software is written with a one sample "look-ahead", almost 124 usec (one sample period) can elapse between the interrupt request and execution of the A/D interrupt service routine without loss of data. The above code should be executed early in the interrupt service routine to take maximum advantage of the hardware architecture. This feature is important when several foreground software routines are implemented, or when the A/D interrupt service routine execution time can occasionally exceed 124 usec.

Note: The information contained in this document is for illustrative purposes only. No guarantee as to its suitability for end-use applications is implied.
Interface Chip Simplifies TMS32010 Based Voice-band Processing

Vernon R. Little, Pacific Microcircuits Ltd., White Rock, B.C., Canada

The TMS32010 is well suited for voice band signal processing. Its powerful instruction set and simple architecture makes cost-effective digital signal processing a reality for modems, vocoders, smart telephones, and a host of other voice and data communications functions.

Pacific Microcircuits Ltd. of White Rock, B.C., Canada has introduced a high-speed, low power CMOS interface chip, the PD32HC01, specifically tailored to interface the TMS32010 to an external Codec, and RAM and ROM memory. With the addition of a few external components, a complete general purpose audio processor can be constructed without any logic 'glue'.

The PD32HC01, besides having high-speed memory decoding and a serial Codec interface, has SCAN and DRIVE input and output pins, a serial data communications port for USRT emulation, a mask-programmable 2400 Hz bit-rate generator or real time clock, multiple source interrupt control, and decoding for expanding I/O off chip. It is available in both 40 pin plastic and ceramic DIP and 44 pin surface-mount plastic packages.

General Purpose Audio Processor

The utility of the PD32HC01 is illustrated in the schematic diagram entitled "GENERAL PURPOSE AUDIO PROCESSOR". This is a complete DSP function capable of implementing a fully functional LPC vocoder, voice band modem, intelligent telephone, or a telecom test set.

In the schematic, the PD32HC01 (UB) ties all of the system resources to the TMS32010 (U7). ROM (U5; U6) is segmented as a 3968 word address space from address X000 to X7F. An optional RAM (U1-U4) is segmented as a 128 word address space from X80 to XFFF. This decoding can be arbitrarily modified to increase the RAM space at the expense of ROM (see detail on schematic diagram). This allows 'soft' programming by downloading program instructions into RAM by using a bootstrap loader in ROM. Downloading can occur either on the serial RS-232 interface, or, with additional hardware, the WPS and RPS signals on the PD32HC01 can be used to coordinate parallel data transfers with a host processor.

The 8-bit serial Codec interface connects directly to a μ-law or A-law PCM Codec (U12), and is accessible through parallel registers on the PD32HC01. Analog circuitry (U13 etc.), including pre-emphasis and de-emphasis filters, can be connected to the Codec as required. Also shown is a VU-meter circuit for level setting of incoming audio.

Provision for a synchronous RS-232 port is provided. Using the on-chip interrupt control and I/O logic, the TMS32010 can emulate a USRT at 2400 bps. This is very useful for modem and vocoder applications, and it may also be used for program downloading into RAM. With minor modifications in hardware, and appropriate software, asynchronous RS-232 communications can also be emulated at speeds up to 1200 bps. EIA drivers and receivers (U10, U11) are required to interface the RS-232 signals to the PD32HC01.

The SCAN and DRIVE pins are used for miscellaneous control functions. In the example given, SCAN is used to sense the off hook status of the handset, and DRIVE is buffered with a 74HC04 (U9), and used to activate a buzzer or lamp to indicate device operation or error states.

For more information on the PD32HC01 signal processor interface, and other members of the product family, please contact the Product Development group at Pacific Microcircuits Ltd.
General-purpose Audio Processor
PACIFIC MICROCIRCUITS LTD.

1645 140th Street
White Rock, B.C.
Canada, V4A 4H1
(604) 536-1886

North American Representatives

Astec Components Limited
101 Citation Drive, Unit *7
Concord, Ontario L4K 2S4
(416) 669-4022

Carlisle Technical Sales, Inc.
391 Totten Pond Road
Waltham, Mass. 02154
(617) 890-8800

Electro Sales Associates
1635 Mardon Drive
Dayton, Ohio 54352
(513) 426-5551

Electro Sales Associates
Diplomat Building
12575 Chillicothe Rd., Ste. 68
Chesterland Ohio, 44026
(216) 729-0190

Electro Sales Associates
29200 Vassar Road, Suite 505
Livonia, Michigan 48152
(313) 474-7320

Electro Sales Associates
3740 Mount Royal Blvd.
Allison Park, Pa. 15101
(412) 467-3801

Electro Sales Associates
9816 Portage Road
Portage, Michigan 49002
(616) 323-2416

L-Tec, Inc.
810 Arlington Heights Rd.
Itasca, Illinois 60143
(312) 773-2900

Mesa Technical Associates
P.O. Box 466
20 Kings Highway West
Haddonfield, N.J. 08033
(609) 429-9531