

Burr-Brown Products from Texas Instruments



3.3-V DUAL PLL MULTICLOCK GENERATOR

FEATURES

- 27-MHz Master Clock Input
- Generated Audio System Clock (PLL1707): – SCKO0: 768 f_S (f_S = 44.1 kHz)
 - SCKO1: 768 f_S, 512 f_S (f_S = 48 kHz)

 - SCKO2: 256 f_S (f_S = 32, 44.1, 48, 64, 88.2, 96 kHz)
 - SCKO3: 384 f_S (f_S = 32, 44.1, 48, 64, 88.2, 96 kHz)
- Generated Audio System Clock (PLL1708):
 - SCKO0: 768 f_S (f_S = 44.1 kHz)
 - SCKO1: 768 f_S, 512 f_S, 384 f_S, 256 f_S $(f_{S} = 48 \text{ kHz})$
 - SCKO2: 256 f_S (f_S = 16, 22.05, 24, 32, 44.1, 48, 64, 88.2, 96 kHz)
 - SCKO3: 384 f_S (f_S = 16, 22.05, 24, 32, 44.1, 48, 64, 88.2, 96 kHz)
- **Zero PPM Error Output Clocks**
- Low Clock Jitter: 50 ps (Typical)
- Multiple Sampling Frequencies (PLL1707): $-f_{S} = 32, 44.1, 48, 64, 88.2, 96 \text{ kHz}$
- Multiple Sampling Frequencies (PLL1708): $- f_{S} = 16, 22.05, 24, 32, 44.1, 48, 64, 88.2,$ 96 kHz
- 3.3-V Single Power Supply
- PLL1707: Parallel Control PLL1708: Serial Control
- Package: 20-Pin SSOP (150 mil), Lead-Free Product

APPLICATIONS

- HDD + DVD Recorders
- **DVD Recorders**
- **HDD Recorders**
- **DVD Players**
- **DVD Add-On Cards for Multimedia PCs**
- Digital HDTV Systems
- Set-Top Boxes

DESCRIPTION

The PLL1707[†] and PLL1708[†] are low cost, phase-locked loop (PLL) multiclock generators. The PLL1707 and PLL1708 can generate four system clocks from a 27-MHz reference input frequency. The clock outputs of the PLL1707 can be controlled by sampling frequency-control pins and those of the PLL1708 can be controlled through serial-mode control pins. The device gives customers both cost and space savings by eliminating external components and enables customers to achieve the very low-jitter performance needed for high performance audio DACs and/or ADCs. The PLL1707 and PLL1708 are ideal for MPEG-2 applications which use a 27-MHz master clock such as DVD recorders, HDD recorders, DVD add-on cards for multimedia PCs, digital HDTV systems, and set-top boxes.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

[†]The PLL1707 and PLL1708 use the same die and they are electrically identical except for mode control.

PLL1707 PLL1708

SLES065 - DECEMBER 2002



FUNCTIONAL BLOCK DIAGRAM



PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE	PACKAGE CODE	OPERATION TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA
		00000		DI 1 4 7 0 7	PLL1707DBQ	Tube
PLLITOTOBQ	550P 20	ZUDBQ	-25°C 10 85°C	PLL1707	PLL1707DBQR	Tape and reel
		000000		DI 1 4700	PLL1708DBQ	Tube
PLL1708DBQ	SSOP 20	20DBQ	-25°C to 85°C	PLL1708	PLL1708DBQR	Tape and reel

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted⁽¹⁾

	PLL1705 AND PLL1706
Supply voltage: V _{CC} , V _{DD} 1–V _{DD} 3	4 V
Supply voltage differences: V _{CC} , V _{DD} 1–V _{DD} 3	±0.1 V
Ground voltage differences: AGND, DGND1–DGND3	±0.1 V
Digital input voltage: FS1 (MD), FS2 (MC), SR (MS), CSEL	- 0.3 V to (V _{DD} + 0.3) V
Analog input voltage, XT1, XT2	- 0.3 V to (V _{CC} + 0.3) V
Input current (any pins except supplies)	±10 mA
Ambient temperature under bias	–40°C to 125°C
Storage temperature	–55°C to 150°C
Junction temperature	150°C
Lead temperature (soldering)	260°C, 5 s
Package temperature (IR reflow, peak)	260°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. TEXAS INSTRUMENTS www.ti.com

ELECTRICAL CHARACTERISTICS

all specifications at $T_A = 25^{\circ}$ C, $V_{DD}1 - V_{DD}3$ (= V_{DD}) = $V_{CC} = 3.3$ V, $f_M = 27$ MHz, crystal oscillation, $f_S = 48$ kHz (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGITAL IN	PUT/OUTPUT			•			
	Logic input			CMOS compat	ible		
V _{IH} (1)				0.7V _{DD}		3.6	Vda
V _{IL} (1)	Input logic level					0.3 V _{DD}	VUC
I _{IH} (1)			V _{IN} = V _{DD}		65	100	
I _{IL} (1)	Input logic current		V _{IN} = 0 V			±10	μA
	Logic output			CMOS			
VOH (2)			I _{OH} = -4 mA	V _{DD} – 0.4 V			Vdc
V _{OL} (2)	Output logic level		I _{OL} = 4 mA			0.4	Vdc
		DI 1 4 707	Standard fS	32	44.1	48	
		PLL1707	Double f _S	64	88.2	96	
	Sampling frequency		Half fS	16	22.05	24	kHz
		PLL1708	Standard fS	32	44.1	48	
			Double fS	64	88.2	96	
MASTER C	LOCK (MCKO1, MCKO	2) CHARACT	ERISTICS (f _M = 27 MHz, C ₁ = C ₂ = 15 pF	$C_L = 20 \text{ pF on r}$	neasureme	nt pin)	
	Master clock frequenc	у		26.73	27	27.27	MHz
VIH Input level(3)			0.7 V _{CC}				
					0.3 VCC	V	
Чн			VIN = VCC			±10	
Input current(3)		V _{IN} = 0 V			±10	μA	
	Output voltage (4)				3.5		Vp-p
	Output rise time		20% to 80% of V _{DD}		2.0		ns
	Output fall time		80% to 20% of V _{DD}		2.0		ns
Duty cycle		For crystal oscillation	45%	51%	55%		
		For external clock		50%			
	Clock jitter (5)				50		ps
	Power-up time (6)				0.5	1.5	ms
PLL AC CH	ARACTERISTICS (SCH	(O0-SCKO3)	$(f_{M} = 27 \text{ MHz}, C_{L} = 20 \text{ pF on measurement}$	ent pin)			
SCKO0	-		Fixed		33.8688		
SCKO1	-		Selectable for 48 kHz	24.576		36.864	
SCKO2		PLL1707	256 fs	8.192	12.288	24.576	
SCKO3	Output system clock		384 fs	12.288	18.432	36.864	
SCKO0	frequency	-	Fixed		33.8688		MHz
SCKO1			Selectable for 48 kHz	12.288	24.576	36.864	
SCKO2		PLL1708	256 fs	4.096	12.288	24.576	
SCKO3	-		384 fs	6.144	18.432	36.864	l
	Output rise time	1	20% to 80% of VDD		2.0		ns
<u> </u>	Output fall time		80% to 20% of VDD		2.0		ns
	Output duty cycle			45	50	55	%

(1) Pins 5, 6, 7, 12: FS1/MD, FS2/MC, SR/MS, CSEL (Schmitt-trigger input with internal pulldown, 3.3-V tolerant)

(2) Pins 2, 3, 14, 15, 18, 19: SCKO2, SCKO3, MCKO1, MCKO2, SCKO0, SCKO1

(3) Pin 10: XT1

(4) Pin 11: XT2

(5) Jitter performance is specified as standard deviation of jitter for 27-MHz crystal oscillation and default SCKO frequency setting. Jitter performance varies with master clock mode, SCKO frequency setting and load capacitance on each clock output.

(6) The delay time from power on to oscillation

(7) The settling time when the sampling frequency is changed

(8) The delay time from power on to lockup

(9) f_M = 27-MHz crystal oscillation, no load on MCKO1, MCKO2, SCKO0, SCKO1, SCKO2, SCKO3. Power supply current varies with sampling frequency selection and load condition.

(10) While all bits of CE[6:1] are 0, the PLL1708 goes into power-down mode.

ELECTRICAL CHARACTERISTICS (continued)

all specifications at $T_A = 25^{\circ}C$, $V_{DD}1 - V_{DD}3$ (= V_{DD}) = $V_{CC} = 3.3 \text{ V}$, $f_M = 27 \text{ MHz}$, crystal oscillation, $f_S = 48 \text{ kHz}$ (unless otherwise noted)

			-			
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
O () () (5)		SCKO0, SCKO1		58	100	ps
	Output clock jitter (3)	SCKO2, SCKO3		50	100	ps
Frequency Settling Time(7)		PLL1707, to stated output frequency		50	150	
		PLL1708, to stated output frequency		80	300	ns
	Power-up time (8)	To stated output frequency		3	6	ms
POWER SU	PPLY REQUIREMENTS					
VCC, VDD	Supply voltage range		2.7	3.3	3.6	Vdc
	Sumahu sumaat (9)	$V_{DD} = V_{CC} = 3.3 \text{ V}, \text{ f}_{S} = 48 \text{ kHz}$		19	25	mA
IDD + ICC Supply current (9)		Power down ⁽¹⁰⁾		350	550	μA
	Power dissipation	$V_{DD} = V_{CC} = 3.3 \text{ V}, \text{ f}_{S} = 48 \text{ kHz}$		63	90	mW
TEMPERAT	URE RANGE					
	Operating temperature		-25		85	°C
θ.ιΔ	Thermal resistance	PLL1707/8DBQ: 20-pin SSOP (150 mil)		150		°C/W

(1) Pins 5, 6, 7, 12: FS1/MD, FS2/MC, SR/MS, CSEL (Schmitt-trigger input with internal pulldown, 3.3-V tolerant)

(2) Pins 2, 3, 14, 15, 18, 19: SCKO2, SCKO3, MCKO1, MCKO2, SCKO0, SCKO1

(3) Pin 10: XT1

(4) Pin 11: XT2

(5) Jitter performance is specified as standard deviation of jitter for 27-MHz crystal oscillation and default SCKO frequency setting. Jitter performance varies with master clock mode, SCKO frequency setting and load capacitance on each clock output.

(6) The delay time from power on to oscillation

(7) The settling time when the sampling frequency is changed

(8) The delay time from power on to lockup

(9) f_M = 27-MHz crystal oscillation, no load on MCKO1, MCKO2, SCKO0, SCKO1, SCKO2, SCKO3. Power supply current varies with sampling frequency selection and load condition.

(10) While all bits of CE[6:1] are 0, the PLL1708 goes into power-down mode.

PIN ASSIGNMENTS





PLL1707 Terminal Functions

TER	MINAL		DECODIDEION	
NAME	NO.	1/0	DESCRIPTION	
AGND	9	-	Analog ground	
CSEL	12	Ι	SCKO1 frequency selection control ⁽¹⁾	
DGND1	4	-	Digital ground 1	
DGND2	16	-	Digital ground 2	
DGND3	17	-	Digital ground 3	
FS1	5	I	Sampling frequency group control 1 ⁽¹⁾	
FS2	6	I	Sampling frequency group control 2 ⁽¹⁾	
MCKO1	14	0	27-MHz master clock output 1	
MCKO2	15	0	27-MHz master clock output 2	
SCKO0	18	0	System clock output 0 (33.8688 MHz fixed)	
SCKO1	19	0	System clock output 1 (selectable for 48 kHz)	
SCKO2	2	0	System clock output 2 (256 fs selectable)	
SCKO3	3	0	System clock output 3 (384 f _S selectable)	
SR	7	I	Sampling rate control ⁽¹⁾	
VCC	8	-	Analog power supply, 3.3 V	
V _{DD} 1	1	-	Digital power supply 1, 3.3 V	
V _{DD} 2	13	Ι	Digital power supply 2, 3.3 V	
V _{DD} 3	20	-	Digital power supply 3, 3.3 V	
XT1	10	Ι	27-MHz crystal oscillator, or external clock input	
XT2	11	0	27-MHz crystal oscillator, must be OPEN for external clock input mode	

(1) Schmitt-trigger input with internal pulldown.



PLL1708 Terminal Functions

TERM	INAL		DECODIDEICU
NAME	NO.	1/0	DESCRIPTION
AGND	9	-	Analog ground
CSEL	12	I	SCKO1 frequency selection control ⁽¹⁾
DGND1	4	-	Digital ground 1
DGND2	16	-	Digital ground 2
DGND3	17	-	Digital ground 3
MC	6	I	Bit clock input for serial control ⁽¹⁾
MCKO1	14	0	27-MHz master clock output 1
MCKO2	15	0	27-MHz master clock output 2
MD	5	I	Data input for serial control ⁽¹⁾
MS	7	I	Chip select input for serial control ⁽¹⁾
SCKO0	18	0	System clock output 0 (33.8688 MHz fixed)
SCKO1	19	0	System clock output 1 (selectable for 48 kHz)
SCKO2	2	0	System clock output 2 (256 f _S selectable)
SCKO3	3	0	System clock output 3 (384 f _S selectable)
VCC	8	-	Analog power supply, 3.3 V
V _{DD} 1	1	-	Digital power supply 1, 3.3 V
V _{DD} 2	13	Ι	Digital power supply 2, 3.3 V
V _{DD} 3	20	-	Digital power supply 3, 3.3 V
XT1	10	Ι	27-MHz crystal oscillator, or external clock input
XT2	11	0	27-MHz crystal oscillator, must be OPEN for external clock input mode

(1) Schmitt-trigger input with internal pulldown.

TYPICAL PERFORMANCE CURVES



NOTE: All specifications at T_A = 25°C, V_{DD}1–3 (= V_{DD}) = V_{CC} = +3.3 V, f_M = 27 MHz, crystal oscillation, C₁, C₂ = 15 pF, default frequency (33.8688 MHz for SCKO0, 36.864 MHz for SCKO1, 256 f_S and 384 f_S of 48 kHz for SCKO2 and SCKO3), C_L = 20 pF on measurement pin, unless otherwise noted.

PLL1707 PLL1708 SLES065 – DECEMBER 2002







THEORY OF OPERATION

MASTER CLOCK AND SYSTEM CLOCK OUTPUT

The PLL1707/8 consists of a dual PLL clock and master clock generator which generates four system clocks and two buffered 27-MHz clocks from a 27-MHz master clock. Figure 7 shows the block diagram of the PLL1707/8. The PLL is designed to accept a 27-MHz master clock.



(): PLL1708

Figure 7. Block Diagram

PLL1707 **PLL1708**



SLES065 - DECEMBER 2002

The master clock can be either a crystal oscillator placed between XT1 (pin 10) and XT2 (pin 11), or an external input to XT1. If an external master clock is used, XT2 must be open. Figure 8 illustrates possible system clock connection options, and Figure 9 illustrates the 27-MHz master clock timing requirement.



Crystal Resonator Connection

External Clock Input Connection

Figure 8. Master Clock Generator Connection Diagram



DESCRIPTION	SYMBOL	MIN	MAX	UNIT
Master clock pulse duration HIGH	t(XT1H)	10		ns
Master clock pulse duration LOW	^t (XT1L)	10		ns

Figure 9. External Master Clock Timing Requirement

The PLL1707/8 provides a very low-jitter, high-accuracy clock. SCKO0 outputs a fixed 33.8688-MHz clock, SCKO1 outputs 256 f_S, 384 f_S 512 f_S, or 768 f_S (f_S = 48 kHz) which is selected by hardware or software control. The output frequency of the remaining clocks is determined by the sampling frequency (f_S) under hardware or software control. SCKO2 and SCKO3 output 256-f_S and 384-f_S system clocks, respectively. Table 2 shows each sampling frequency which can be programmed. The system clock output frequencies for programmed sampling frequencies are shown in Table 3. The half sampling frequencies on SCKO2 and SCKO3 and 256 fs and 384 fs on SCKO1 are supported only on the PLL1708.

fS	SCKO1 FREQUENCY
256 f _S †	12.288 MHz
384 f _S †	18.432 MHz
512 fS	24.576 MHz
768 f _S	36.864 MHz

		-	-		
Table 1.	Generated	Svstem	Clock	SCK01	Frequency

SAMPLING RATE	SAMPLIN	IG FREQUEN	CY (kHz)
Half sampling frequencies [†]	16	22.05	24
Standard sampling frequencies	32	44.1	48
Double sampling frequencies	64	88.2	96
PLL1708 only			

Table 2. Sampling Frequencies

Table 3. Sampling Frequencies and System Clock Output Frequencies

SAMPLING FREQUENCY (kHz)	SAMPLING RATE	256 f _S SCKO2 (MHZ)	384 f _S SCKO3 (MHZ)
16†	Half	4.096	6.144
22.05†	Half	5.6448	8.4672
24†	Half	6.144	9.216
32	Standard	8.192	12.288
44.1	Standard	11.2896	16.9344
48	Standard	12.288	18.432
64	Double	16.384	24.576
88.2	Double	22.5792	33.8688
96	Double	24.576	36.864

† PLL1708 only

Response time from power on (or applying the clock to XT1) to SCKO settling time is typically 3 ms. Delay time from sampling frequency change to SCKO settling is 300 ns maximum. Figure 10 illustrates SCKO transient timing in the PLL1708.



Figure 10. System Clock Transient Timing

The delay time for hardware control to use SR, FS2, FS1, or CSEL is 150 ns maximum. Figure 11 illustrates SCKO transient timing in the PLL1707. Clock transient timing is not synchronized with the SCKOs. External buffers are recommended on all output clocks in order to avoid degrading the jitter performance of the PLL1707/8.



SLES065 – DECEMBER 2002





POWER-ON RESET

The PLL1707/8 has an internal power-on reset circuit. The mode register of the PLL1708 is initialized with default settings by power-on reset. Throughout the reset period, all clock outputs are enabled with the default settings after power-up time. Initialization by internal power-on reset is done automatically during 1024 master clocks at $V_{DD} > 2.0 V$ (TYP). Power-on reset timing is shown in Figure 12.



Figure 12. Power-On Reset Timing



FUNCTION CONTROL

The built-in functions of the PLL1707 can be controlled in the parallel mode (hardware mode), which uses SR (pin 7), FS1 (pin 5) and FS2 (pin 6). The PLL1708 can be controlled in the serial mode (software mode), which has a three-wire interface using MS (pin 7), MC (pin 6), and MD (pin 5). The selectable functions are shown in Table 4.

SELECTABLE FUNCTION	PARALLEL MODE	SERIAL MODE
Sampling frequency select (32 kHz, 44.1 kHz, 48 kHz)	Yes	Yes
Sampling rate select (standard/double)	Yes	Yes
Sampling rate select (half)	No	Yes
Each clock output enable/disable	No	Yes
Power down	No	Yes
SCKO1 configuration	No	Yes

Table 4. Selectable Functions

PLL1707 (Parallel Mode)

In the parallel mode, the following functions can be selected: *Sampling Frequency Group Select*

The sampling frequency group can be selected by FS1 (pin 5) and FS2 (pin 6).

FS2 (PIN 6)	FS1 (PIN 5)	SAMPLING FREQUENCY
LOW	LOW	48 kHz
LOW	HIGH	44.1 kHz
HIGH	LOW	32 kHz
HIGH	HIGH	Reserved

Sampling Rate Select

The sampling rate can be selected by SR (pin 7)

SR (PIN 7)	SAMPLING RATE
LOW	Standard
HIGH	Double

System Clock SCKO1 Frequency Select

System clock SCKO1 frequency can be selected by CSEL (pin 12).

CSEL (PIN 12)	SCKO1 FREQUENCY
LOW	36.864 MHz
HIGH	24.576 MHz

PLL1708 (Serial Mode)

The built-in functions of the PLL1708 are shown in Table 5. These functions are controlled using the MS, MC, and MD serial control signals.

SELECTABLE FUNCTION	DEFAULT			
Sampling frequency select (32 kHz, 44.1 kHz, 48 kHz)	48-kHz group			
Sampling rate select (half, standard, double)	Standard			
Each clock output enable/disable	Enabled			
Power down	Disabled			
SCKO1 configuration	36.864 MHz, 24.576 MHz			

Table 5. Selectable Functions

PLL1707 PLL1708



SLES065 – DECEMBER 2002

Program-Register Bit Mapping

The built-in functions of the PLL1708 are controlled through a 16-bit program register. This register is loaded using MD, MC and MS. After the 16 data bits are clocked in using the rising edge of MC, MS is used to latch the data into the register. Table 6 shows the bit mapping of the register. The serial mode control format and control data input timing are shown in Figure 13 and Figure 14, respectively.



Figure 13. Serial Mode Control Format



DESCRIPTION	SYMBOL	MIN	TYP	MAX	UNIT
MC pulse cycle time	^t (MCY)	100			ns
MC pulse duration LOW	^t (MCL)	40			ns
MC pulse duration HIGH	^t (MCH)	40			ns
MD hold time	^t (MDH)	40			ns
MD setup time	^t (MDS)	40			ns
MS low-level time	^t (MSL)	16			MC clocks ⁽¹⁾
MS high-level time	^t (MHH)	200			ns
MS hold time ⁽²⁾	^t (MSH)	40			ns
MS setup time ⁽³⁾	^t (MSS)	40			ns

(1) MC clocks: MC clock period

(2) MC rising edge for LSB to MS rising edge

⁽³⁾ MS rising edge to the next MC rising edge. If the MC clock is stopped after the LSB, any MS rise time is accepted.

Figure 14. Control Data Input Timing



Mode Register

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	1	1	1	0	0	CE6	CE5	CE4	CE3	CE2	CE1	SR2	SR1	FS2	FS1

REGISTER	BIT NAME	DESCRIPTION
	CE6	MCKO2 output enable/disable
	CE5	MCKO1 output enable/disable
	CE4	SCKO1 output enable/disable
	CE3	SCKO3 output enable/disable
Mode control	CE2	SCKO2 output enable/disable
	CE1	SCKO0 output enable/disable
	SR[2:1]	Sampling rate select
	FS[2:1]	Sampling frequency select

Table 6. Mode Register Mapping

FS[2:1]: Sampling Frequency Group Select

FS2	FS1	SAMPLING FREQUENCY
0	0	48 kHz (default)
0	1	44.1 kHz
1	0	32 kHz
1	1	Reserved

SR[2:1]: Sampling Rate Select

SR2	SR1	SAMPLING RATE
0	0	Standard (default)
0	1	Double
1	0	Half
1	1	Reserved

CE [6:1]: Clock Output Control

CE1-CE6	CLOCK OUTPUT CONTROL
0	Clock output disable
1	Clock output enable (default)

While all the bits of CE [6:1] are 0, the PLL1708 goes into the power-down mode, all dynamic operation including PLLs and the oscillator halts, but serial mode control is enabled for resumption.



SLES065 – DECEMBER 2002

Configuration Register

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	1	1	0	1	1	RSV	RSV	RSV	RSV	RSV	CFG1	RSV	RSV	RSV	RSV

Table 7. Configuration Register Mapping

REGISTER	BIT NAME	DESCRIPTION
0 11 11	RSV	Reserved, must be 0
Configuration	CFG1	SCKO1 configuration

CFG1: SCKO1 Configuration Control

CFG1	CONFIGURATION 1
0	36.864 MHz, 24.576 MHz for SCKO1 (default)
1	18.432 MHz, 12.288 MHz for SCKO1

The system clock SCKO1 frequency can be selected by CSEL (pin 12) and CFG1 (register).

CFG1 (REGISTER)	CSEL (PIN 12)	SCK01
0	LOW	36.864 MHz
0	HIGH	24.576 MHz
1	LOW	18.432 MHz
1	HIGH	12.288 MHz

CONNECTION DIAGRAM

Figure 15 shows the typical connection circuit for the PLL1707. There are four grounds for digital and analog power supplies. However, the use of one common ground connection is recommended to avoid latch-up or other power-supply-related troubles. Power supplies should be bypassed as close as possible to the device.

MPEG-2 APPLICATIONS

Typical applications for the PLL1707/8 are MPEG-2 based systems such as DVD recorders, HDD recorders, DVD players, DVD add-on cards for multimedia PCs, digital HDTV systems, and set-top boxes. The PLL1707/8 provides audio system clocks for a CD-DA DSP, DVD DSP, Karaoke DSP, ADC(s), and DAC(s) from a 27-MHz video clock.





(1) 0.1-µF ceramic capacitor typical, depending on quality of power supply and pattern layout

- (2) 10-µF aluminum electrolytic capacitor typical, depending on quality of power supply and pattern layout
- (3) 27-MHz quartz crystal and 10–33 pF × 2 ceramic capacitors, which generate the appropriate amplitude of oscillation on XT1/XT2
- (4) This connection is for PLL1707 (parallel mode); when PLL1708 (serial mode) is to be used, control pins must be connected to serial interfaced controller.
- (5) For good jitter performance, minimize the load capacitance on the clock output. It is recommended to drive the clock outputs through buffers, especially if there are heavy loads on SCKO0 and SCKO1, and to minimize mutual interference by separating them or inserting a guard pattern between them.

Figure 15. Typical Connection Diagram

SLES065 - DECEMBER 2002



BLOCK DIAGRAM OF DVD PLAYER APPLICATION



BLOCK DIAGRAM OF HDD+DVD RECORDER APPLICATION





PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
PLL1707DBQ	Active	Production	SSOP (DBQ) 20	50 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-25 to 85	PLL1707
PLL1707DBQ.Z	Active	Production	SSOP (DBQ) 20	50 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-25 to 85	PLL1707
PLL1707DBQR	Active	Production	SSOP (DBQ) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-25 to 85	PLL1707
PLL1707DBQR.Z	Active	Production	SSOP (DBQ) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-25 to 85	PLL1707
PLL1708DBQ	Active	Production	SSOP (DBQ) 20	50 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-25 to 85	PLL1708
PLL1708DBQ.Z	Active	Production	SSOP (DBQ) 20	50 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-25 to 85	PLL1708
PLL1708DBQR	Active	Production	SSOP (DBQ) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-25 to 85	PLL1708
PLL1708DBQR.Z	Active	Production	SSOP (DBQ) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-25 to 85	PLL1708
PLL1708DBQRG4	Active	Production	SSOP (DBQ) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-25 to 85	PLL1708

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF PLL1707 :

• Automotive : PLL1707-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*	All dimensions are nominal												
	Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	PLL1707DBQR	SSOP	DBQ	20	2000	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
Ī	PLL1708DBQR	SSOP	DBQ	20	2000	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

13-May-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PLL1707DBQR	SSOP	DBQ	20	2000	356.0	356.0	35.0
PLL1708DBQR	SSOP	DBQ	20	2000	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

13-May-2025

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
PLL1707DBQ	DBQ	SSOP	20	50	506.6	8	3940	4.32
PLL1707DBQ.Z	DBQ	SSOP	20	50	506.6	8	3940	4.32
PLL1708DBQ	DBQ	SSOP	20	50	506.6	8	3940	4.32
PLL1708DBQ.Z	DBQ	SSOP	20	50	506.6	8	3940	4.32

DBQ (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.

D. Falls within JEDEC MO-137 variation AD.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated