SN5490A, SN5492A, SN5493A, SN54LS90, SN54LS92, SN54LS93 SN7490A, SN7492A, SN7493A, SN74LS90, SN74LS92, SN74LS93 DECADE, DIVIDE-BY-TWELVE AND BINARY COUNTERS SDLS940A – MARCH 1974 – REVISED MARCH 1988

'90A,	'LS90	Decade Counters
′92A,	'LS92	Divide By-Twelve Counters
'93A.	1 \$93	4-Bit Binary Counters

TVOCO	TYPICAL
TYPES	POWER DISSIPATION
'90A	145 mW
'92A, '93A	130 mW
'LS90, 'LS92, 'LS93	45 mW

description

Each of these monolithic counters contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a threestage binary counter for which the count cycle length is divide-by-five for the '90A and 'LS90, divide-by-six for the '92A and 'LS92, and the divide-by-eight for the '93A and 'LS93.

All of these counters have a gated zero reset and the '90A and 'LS90 also have gated set-to-nine inputs for use in BCD nine's complement applications.

To use their maximum count length (decade, divide-by-twelve, or four-bit binary) of these counters, the CKB input is connected to the Q_A output. The input count pulses are applied to CKA input and the outputs are as described in the appropriate function table. A symmetrical divide-by-ten count can be obtained from the '90A or 'LS90 counters by connecting the Q_D output to the CKA input and applying the input count to the CKB input which gives a divide-by-ten square wave at output Q_A .


SN5490A, SN54LS90 J OR W PACKAGE SN7490A N PACKAGE SN74LS90 D OR N PACKAGE (TOP VIEW)
СКВ 🛛 1 🕖 14🛛 СКА
R0(1) 2 13 NC
R0(2) 3 12 QA
R9(1) ☐ 6 9 ☐ O B
R9(2) 7 8 QC
SN5492A, SN54LS92 J OR W PACKAGE
SN7492A N PACKAGE
SN74LS92 D OR N PACKAGE
(TOP VIEW)
СКВ 🛛 1 🕖 14🛛 СКА
RO(1) $G = 9 QC$
R0(2) 🗍 7 8 🗍 QD
SN5493A, SN54LS93 J OR W PACKAGE
SN7493 N PACKAGE
SN74LS93 D OR N PACKAGE
(TOP VIEW)
R0(1) 2 13 NC
$RO(2)$ \Box 3 12 \Box Δ

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN5490A, SN5492A, SN5493A, SN54LS90, SN54LS92, SN54LS93 SN7490A, SN7492A, SN7493A, SN74LS90, SN74LS92, SN74LS93 DECADE, DIVIDE-BY-TWELVE AND BINARY COUNTERS SDLS940A – MARCH 1974 – REVISED MARCH 1988

logic symbols[†]



[†]These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.



SDLS940A - MARCH 1974 - REVISED MARCH 1988

'90A, 'LS90 BI-QUINARY (5-2)												
(See Note B)												
COUNT		OUTPUT										
	QA	QD	ac	QB								
0	L	L	L	L								
1	L	L	L	н								
2	L	L.	н	L								
3	L	E	н	н								
4	L	н	L	L								
5	н	L	L	L								
6	н	L	L	н								
7	н	L	н	L								
8	н	L	н	н								
9	н	н	L	L								

'90A, 'LS90 **RESET/COUNT FUNCTION TABLE**

1	RESET	INPUTS	\$	OUTPUT						
R ₀₍₁₎	R0(2)	R ₉₍₁₎	R9(2)	٥ _D	QA					
н	н	L	X	L	L	L	L			
н	н	×	L	L	L	L	L			
×	x	н	н	н	L	L	н			
×	L	×	L		со	UNT				
L	×	L	х		со	UNT				
L	×	х	L	COUNT						
x	L	L	x		со	UNT				

'93A, 'LS93 COUNT SEQUENCE

(See Note C)												
COUNT		ουτ	PUT									
	QD	$\mathbf{a}_{\mathbf{C}}$	٥ _B	QA								
0	L	L	L	L								
1	L	L	L	н								
2	L	L	н	L								
3	L	L	н	н								
4	L	н	L	L								
5	L	н	L	н								
6	L	н	н	L								
1	L	н	н	н								
8	н	L	L	L								
9	н	L	L	н								
10	н	L	н	L								
11	н	L	н	н								
12	н	н	L	L								
13	н	н	L	н								
14	н	н	н	L								
15	н	н	н	н								

'90A, 'LS90 BCD COUNT SEQUENCE (See Note A)

(See Note A)												
COUNT	OUTPUT											
COONT	٥D	QC	08	QA								
0	L	L	L	L								
1	L	L	L	н								
2	L	L	н	L								
3	L	L	н	н								
4	L	н	L	L								
5	L	н	L	н								
6	L	н	н	L								
7	L	н	н	н								
8	н	L	L	L								
9	н	L	L	н								

'92A, 'LS92 COUNT SEQUENCE (See Note C)

(366 140(8 C)												
COUNT		ουτ	PUT									
COONT	QD	QC	QB	QA								
0	L	L	L	L								
1	L	L	L	н								
2	L	L	н	L								
3	L	Ł	н	н								
4	L	н	L	L								
5	L	н	L	н								
6	н	Ł	L	L								
7	н	L	L	н								
8	н	L	н	L								
9	н	L	н	н								
10	н	н	L	L								
11	н	н	L	н								

'92A, 'LS92, '93A, 'LS93 **RESET/COUNT FUNCTION TABLE**


	INPUTS	OUTPUT							
R ₀₍₁₎	R ₀₍₂₎	QD	ac	QB	QA				
н	Н	L	L	L	L				
L	х	COUNT							
×	L		co	JNT					

- NOTES: A. Output \mathbf{Q}_{A} is connected to input CKB for BCD count. B. Output Q_D is connected to input CKA for bi-quinary
 - count.
 - C. Output O_A is connected to input CKB.
 - D. H = high level, L = low level, X = irrelevant




SDLS940A - MARCH 1974 - REVISED MARCH 1988

logic diagrams (positive logic)



The J and K inputs shown without connection are for reference only and are functionally at a high level. Pin numbers shown in () are for the 'LS93 and '93A and pin numbers shown in () are for the 54L93.


schematics of inputs and outputs





SDLS940A - MARCH 1974 - REVISED MARCH 1988







SDLS940A – MARCH 1974 – REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)							•	 •					7 V
Input voltage								 	•	•			5.5 V
Interemitter voltage (see Note 2)								 					5.5 V
Operating free-air temperature range	SN5490A	, SN5492A	, SN5493	Α.				 	•	-	–55	°C to	o 125°C
	SN7490A	, SN7492A	A, SN7493	Α.				 			. ()°C i	to 70°C
Storage temperature range						 •	•	 			-65	'C to	5 150°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

This is the voltage between two emitters of a multiple-emitter transistor. For these circuits, this rating applies between the two R₀ inputs, and for the '90A circuit, it also applies between the two R₉ inputs.

recommended operating conditions

		1	0A, SN SN5493		SN749	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH				-800			-800	μA
Low-level output current, IOL				16			16	mA
	A input	0		32	0		32	MHz
Count frequency, f _{count} (see Figure 1)	B input	0		16	0		16	6
	A input	15			15			
Pulse width, tw	B input				30			ns
	Reset inputs	15			15			
Reset inactive-state setup time, t _{su}		25			25			ns
Operating free-air temperature, TA		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

						'90A			'92A			'93A		UNIT
	PARAMETE	R [¶]	TEST CONDITIO	DNST	MIN	TYP	MAX	MIN	ТҮР‡	MAX	MIN	ΤΥΡ ‡	MAX	UNIT
ViH	High-level inpu	t voltage			2			2			2			V
VIL	Low-level inpu		· · · · · · · · · · · · · · · · · · ·				0.8			0.8			0.8	V
VIK	Input clamp vo		$V_{CC} = MIN, I_{I} = -1$	2 mA			-1.5			-1.5			-1.5	V
	High-level output voltage		V _{CC} = MIN, V _{IH} = 2 V _{IL} = 0.8 V, I _{OH} = 2	2 V,	2.4	3.4		2.4	3.4		2.4	3.4		v
VOL	Low-level output voltage		V _{CC} = MIN, V _{IH} = 2 V _{IL} = 0.8 V, I _{OL} =	2 V,		0.2	0.4		0.2	0.4		0.2	0.4	v
4	Input current maximum inp		V _{CC} = MAX, V ₁ = 5.	V _{CC} = MAX, V ₁ = 5.5 V			1			1			1	mA
		Any reset					40			40			40	
Чн	High-level	СКА	V _{CC} = MAX, V ₁ = 2.4	4 V			80			80			80	μA
	input current	СКВ					120			120			80	L
		Any reset			T		-1.6			-1.6			-1.6	1
μĽ	Low-level	СКА	V _{CC} = MAX, V _I = 0.	.4 V			-3.2			-3.2			-3.2	MA
	input current	СКВ	1 .				-4.8			-4.8			-3.2	
	Short-circuit output current §			SN54'	-20		-57	-20		-57	-20		-57	mA
los			VCC = MAX	SN74'	-18		-57	-18		-57	-18		57	
1cc			V _{CC} = MAX, See No	ote 3		29	42		26	39		26	39	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at $V_{CC} = 5 V$, $T_A = 25$ °C.

SNot more than one output should be shorted at a time.

 ${}^{(1)}Q_A$ outputs are tested at I_{OL} = 16 mA plus the limit value for I_{1L} for the CKB input. This permits driving the CKB input while maintaining full fan out capability.

NOTE 3: I_{CC} is measured with all outputs open, both R₀ inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.



SDLS940A - MARCH 1974 - REVISED MARCH 1988

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

	FROM	то			'90A			'92A			'93A		
PARAMETER [†]	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	түр	MAX	MIN	TYP	MAX	MIN	ΤΥΡ	MAX	
	СКА	۵ _A		32	42		32	42		32	42		MHz
f _{max}	СКВ	QB		16			16			16			
tPLH	СКА	0.			10	16		10	16		10	16	ns
tPHL		۵ _A			12	18		12	18		12	18	
tPLH		0			32	48		32	48		46	70	ns
tPHL	СКА	۵D			34	50		34	50		46	70	
tPLH		-	CL = 15 pF,		10	16		10	16		10	16	ns
tPHL	СКВ	QB	RL = 400 Ω, See Figure 1		14	21		14	21		14	21	
tPLH					21	32		10	16		21	32	ns
tPHL	СКВ	ΩC			23	35		14	21		23	35] ""
tPLH		_	1		21	32	1	21	32		34	51	ns
19HL	СКВ	QD			23	35	1	23	35		34	51	
tPHL	Set-to-0	Any	1		26	40		26	40		26	40	ns
tPLH		Q _A , Q _D	1		20	30	1						- ns
TPHL	Set-to-9	O _B , Q _C	1		26	40	Γ						

 $^{\dagger}f_{max}$ = maximum count frequency

tpLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output



SDLS940A – MARCH 1974 – REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) .			 	7V
Input voltage: R inputs			 	7V
A and B inputs			 	5.5 V
Operating free-air temperature range:	SN54LS	' Circuits	 	–55°C to 125°C
	SN74LS	' Circuits	 	0°C to 70°C
Storage temperature range			 	–65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		SN54LS90 SN54LS92 SN54LS93			SN74LS90 SN74LS92 SN74LS93			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	1
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH				-400			-400	μA
Low-level output current, IOL				4			8	mA
Count from the from Figure 1)	A input	0		32	0		32	MHz
Count frequency, f _{count} (see Figure 1)	B input	0		16	0		16	
	A input	15			15			
Pulse width, tw	B input	30			30			ns
	Reset inputs	30			30			1
Reset inactive-state setup time, t _{su}		25			25			ns
Operating free-air temperature, TA		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMET	TER	TEST CONDITIONS [†]				N54LS9		-	90 92	UNIT	
						MIN	TYP [‡]	MAX	MIN	TYP‡	MAX	
VIH	High-level inpu	t voltage				2			2			V
VIL	Low-level input	voltage						0.7			0.8	v
VIK	Input clamp vo	ltage	V _{CC} = MIN,	l _l = -18 mA				-1.5			-1.5	V
VOH	High-level outp	ut voltage	V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{IH} = 2 V, I _{OH} = -400 μA	Ą	2.5	3.4		2.7	3.4		v
VOL	Low-level outp	ut voltage	V _{CC} = MIN,	V _{IH} = 2 V,	IOL = 4 mA¶		0.25	0.4		0.25	0.4	v
			VIL = VIL max,		10L = 8 mA 1	L				0.35	0.5	
	Input current	Any reset	$V_{CC} = MAX,$	V1 = 7 V				0.1	L		0.1	
4	at maximum	СКА	V _{CC} = MAX,	Vi = 5.5 V				0.2			0.2	mA
	input voltage	СКВ	VCC - MAA,	v] - 5.5 v				0.4			0.4	
	High-level	Any reset						20			20	
Чн	input current	СКА	V _{CC} = MAX,	Vi = 2.7 V				40			40	μA
	input current	СКВ	1					80			80	
	Low-level	Any reset			· · · · · · · · · · · · · · · · · · ·			-0.4			-0.4	
4L		СКА	V _{CC} = MAX,	V _I = 0.4 V		_		-2.4			-2.4	mA
	input current	СКВ	1					-3.2			3.2	
los	Short-circuit ou	itput current§	V _{CC} = MAX			-20		100	-20		-100	mA
100	Supply surrent		Vee - MAX	See Note 2	'LS90		9	15		9	15	~
lcc	Supply current		V _{CC} = MAX,	See Note 3	'LS92		9	15		9	15	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

 \S Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

IQA outputs are tested at specified IOL plus the limit value of IL for the CKB input. This permits driving the CKB input while maintaining full fan-out capability.

NOTE 3: I_{CC} is measured with all outputs open, both R_O inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.



SDLS940A - MARCH 1974 - REVISED MARCH 1988

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					~ +	S	N54LS	13	S	N74LS9)3	
	PARAMET	TER	TE	ST CONDITION	5'	MIN	TYP [‡]	MAX	MIN	түр‡	MAX	UNIT
ViH	High-level inpu	t voltage				2			2			V
VIL	Low-level input							0.7			0.8	V
VIK	Input clamp vo	Itage	V _{CC} = MIN,	l _l = -18 mA				-1.5			-1.5	V
Vон	High-level outp	ut voltage	V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{IH} = 2 V, I _{OH} = -400 µA	A	2.5	3.4		2.7	3.4		v
			V _{CC} = MIN,	VIH = 2 V,	10L = 4 mA 1		0.25	0.4		0.25	0.4	v
VOL	Low-level outp	ut voltage	VIL = VIL max		IOL = 8 mA¶					0.35	0.5	
	Input current	Any reset	V _{CC} = MAX,	V ₁ = 7 V				0.1			0.1	mA
4	at maximum input voltage	CKA or CKB	V _{CC} = MAX,	V1 = 5.5 V				0.2			0.2	
	High-level	Any reset		N(= 2.7.V)				20			20	μΑ
чн	input current	CKA or CKB	V _{CC} = MAX,	V ₁ = 2.7 V				40			80	<u><u></u></u>
		Any reset						-0.4			-0.4	
IIL.	Low-level	СКА	V _{CC} = MAX,	VI = 0.4 V				-2.4			-2.4	mA
	input current	СКВ	1					-1.6			-1.6	
los	Short-circuit of	utput current §	V _{CC} = MAX			-20		-100	-20		-100	mA
ICC	Supply current		V _{CC} = MAX,	See Note 3			9	15		9	15	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions

[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

 \P α_A outputs are tested at specified I $_{OL}$ plus the limit value for I $_{IL}$ for the CKB input. This permits driving the CKB input while maintaining full fan-out capability.

NOTE 3: ICC is measured with all outputs open, both Ro inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

	FROM	то			'LS90			'LS92		'LS93			UNIT
PARAMETER#	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	ТҮР	мах	MIN	ТҮР	MAX	MIN	TYP	MAX	
	СКА	QA		32	42		32	42		32	42		MHz
f _{max}	СКВ	QB		16			16			16			
1PLH	OK A	0.	1		10	16		10	16		10	16	ns
1PHL	СКА	QA			12	18		12	18		12	18	
^t PLH	СКА	0-	1		32	48		32	48		46	70	ns
^t PHL		۵D			34	50		34	50		46	70	
1PLH	0110	0	С _L = 15 pF,		10	16		10	16		10	16	ns
^t PHL	СКВ	QB	RL = 2 kΩ		14	21		14	21		14	21	
1PLH	01/0	0	See Figure 1		21	32		10	16		21	32	ns
^t PHL	СКВ	ac			23	35		14	21		23	35	
tPLH		0	1		21	32		21	32		34	51	ns
TPHL	СКВ	QD			23	35		23	35		34	51	
tPHL	Set-to-0	Any	1		26	40		26	40		26	40	ns
^t ₽LH	6	Q _A , Q _D]		20	30							ns
^t PHL	Set-to-9	QB, QC			26	40							


#fmax = maximum count frequency

tPLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output




SDLS940A – MARCH 1974 – REVISED MARCH 1988





SDLS940A - MARCH 1974 - REVISED MARCH 1988

PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT

- NOTES: A. Input pulses are supplied by a generator having the following characteristics: for '90A, '92A, '93A, $t_r \leq 5$ ns, $t_f \leq 5$ ns, PRR = 1 MHz, duty cycle = 50%, $Z_{out} \approx 50$ ohms; for 'LS90, 'LS92, 'LS93, $t_r \le 15$ ns, $t_f \le 5$ ns, PRR = 1 MHz, duty cycle = 50%, $Z_{out} \approx 50$ ohms.
 - B. CL includes probe and jig capacitance.
 - C. All diodes are 1N3064 or equivalent.
 - D. Each reset input is tested separately with the other reset at 4.5 V.
 - E. Reference waveforms are shown with dashed lines.
 - F. For '90A, '92A, and '93A; V_{ref} = 1.5 V. For 'LS90, 'LS92, and 'LS93; V_{ref} = 1.3 V.

FIGURE 1B





PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
7603201CA	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	7603201CA SNJ54LS90J
7700101CA	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	7700101CA SNJ54LS93J
7700101DA	Active	Production	CFP (W) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	7700101DA SNJ54LS93W
JM38510/31501BCA	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 31501BCA
JM38510/31501BCA.A	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 31501BCA
JM38510/31502BCA	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 31502BCA
JM38510/31502BCA.A	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 31502BCA
JM38510/31502BDA	Active	Production	CFP (W) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 31502BDA
JM38510/31502BDA.A	Active	Production	CFP (W) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 31502BDA
M38510/31501BCA	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 31501BCA
M38510/31502BCA	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 31502BCA
M38510/31502BDA	Active	Production	CFP (W) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 31502BDA
SN54LS90J	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54LS90J
SN54LS90J.A	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54LS90J
SN54LS93J	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54LS93J
SN54LS93J.A	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54LS93J
SN74LS90D	Obsolete	Production	SOIC (D) 14	-	-	Call TI	Call TI	0 to 70	LS90
SN74LS90DR	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS90
SN74LS90DR.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS90
SN74LS90DR.B	Active	Production	SOIC (D) 14	2500 LARGE T&R	-	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS90



24-Jul-2025

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SN74LS90N	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS90N
SN74LS90N.A	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS90N
SN74LS90NE4	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS90N
SN74LS92D	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS92
SN74LS92D.A	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS92
SN74LS92N	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS92N
SN74LS92N.A	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS92N
SN74LS92NSR	Active	Production	SOP (NS) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS92
SN74LS92NSR.A	Active	Production	SOP (NS) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS92
SN74LS93D	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS93
SN74LS93D.A	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS93
SN74LS93N	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS93N
SN74LS93N.A	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS93N
SNJ54LS90J	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	7603201CA SNJ54LS90J
SNJ54LS90J.A	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	7603201CA SNJ54LS90J
SNJ54LS93J	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	7700101CA SNJ54LS93J
SNJ54LS93J.A	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	7700101CA SNJ54LS93J
SNJ54LS93W	Active	Production	CFP (W) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	7700101DA SNJ54LS93W
SNJ54LS93W.A	Active	Production	CFP (W) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	7700101DA SNJ54LS93W

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.



www.ti.com

24-Jul-2025

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LS90, SN54LS93, SN74LS90, SN74LS93 :

Catalog : SN74LS90, SN74LS93

• Military : SN54LS90, SN54LS93

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*Al	l dimensions are nominal												
	Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	SN74LS90DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
	SN74LS92NSR	SOP	NS	14	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

24-Jul-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS90DR	SOIC	D	14	2500	353.0	353.0	32.0
SN74LS92NSR	SOP	NS	14	2000	353.0	353.0	32.0

TEXAS INSTRUMENTS

www.ti.com

TUBE



- B - Alignment groove width

*All dimensions are nomina	
----------------------------	--

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
7700101DA	W	CFP	14	25	506.98	26.16	6220	NA
JM38510/31502BDA	W	CFP	14	25	506.98	26.16	6220	NA
JM38510/31502BDA.A	W	CFP	14	25	506.98	26.16	6220	NA
M38510/31502BDA	W	CFP	14	25	506.98	26.16	6220	NA
SN74LS90N	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS90N	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS90N.A	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS90N.A	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS90NE4	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS90NE4	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS92D	D	SOIC	14	50	506.6	8	3940	4.32
SN74LS92D.A	D	SOIC	14	50	506.6	8	3940	4.32
SN74LS92N	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS92N	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS92N.A	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS92N.A	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS93D	D	SOIC	14	50	506.6	8	3940	4.32
SN74LS93D.A	D	SOIC	14	50	506.6	8	3940	4.32
SN74LS93N	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS93N	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS93N.A	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS93N.A	N	PDIP	14	25	506	13.97	11230	4.32
SNJ54LS93W	W	CFP	14	25	506.98	26.16	6220	NA
SNJ54LS93W.A	W	CFP	14	25	506.98	26.16	6220	NA

D0014A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



D0014A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0014A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only.
 - E. Falls within MIL STD 1835 GDFP1-F14



GENERIC PACKAGE VIEW

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



J0014A



PACKAGE OUTLINE

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



J0014A

EXAMPLE BOARD LAYOUT

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE





N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated