1 Errata #1

1.1 Brief Description of Issue
Trst – CLK timing is out of specification.

1.2 Detailed Description of Issue
When PCI2050B is in 66-MHz primary, 33-MHz secondary mode, the dividing DFF is in reset when primary reset is asserted, so SCLK outputs will stay low when primary reset is asserted and the 66/33 mode is selected. When primary reset is de-asserted, the design will always have 22 secondary PCI clock cycles from the removal of primary bus reset (and the secondary bus clock starting) to the removal of secondary bus reset. So to calculate that time, it is $22 \times (1/33) = 667$ ns. However, according to the PCI specification, S_CLK should become active 100 µs before S_RST is de-asserted. So PCI2050B is out of PCI specification. The problem does not exist when PCI2050B is in 66-MHz primary, 66-MHz secondary mode or 33-MHz primary, 33-MHz secondary mode.

1.3 Impact to Customer and Probability of Bug Occurring in Actual Applications
None.

1.4 SW or HW Workarounds Defined
After the de-assertion of the primary reset, write a ‘1’ to bit 6 of the Bridge Control Register to initiate a secondary bus reset. Then after 100 µs, write a ‘0’ to bit 6 of the Bridge Control Register to de-assert the secondary bus reset.
Add a circuit to the S_RST# to delay the de-assertion of secondary bus reset by 100 µs.

1.5 Affected Devices
PCI2050A, PCI2050B

2 Errata #2

2.1 Brief Description of Issue
Upstream MWI transactions may result in an address parity error after a disconnect.
2.2 **Detailed Description**

There is a certain set of conditions that may result in an address parity error and corresponding SERR# when a MWI transaction passes through the bridge to an upstream device.

This issue occurs when multiple downstream devices are sending traffic through the bridge. One of the devices begins an upstream MWI transaction which begins passing through the bridge correctly, but after some period of time the upstream target issues a disconnect to the PCI2050B on a non cache-line aligned boundary. When the PCI2050B data buffer is full, it is unable to continue receiving data from the downstream device and issues a disconnect to the downstream device.

After the initiator of the MWI transaction is disconnected, if a new device is now granted ownership of the secondary PCI bus then when the PCI2050B retries its transaction on the upstream bus again, it converts the MWI transaction (C/BE# = 1111) to a Memory Write transaction (C/BE# = 0111). Since the Command has changed by 1 bit, the parity bit should be inverted, however the parity is not inverted by the PCI2050B causing an address parity error on the primary bus and consequently a SERR# occurs.

2.3 **Impact to Customer and Probability of Bug Occurring in Actual Application**

SERR# assertion may result in system crash.

2.4 **SW or HW Workarounds Defined**

Setting the cache line size register (offset 0xC in PCI Configuration Space) to a value greater than 16 (0x10) will result in the PCI2050B to convert all MWI transactions to MW. In this situation the address parity error does not occur. A value of 0x20 for the cache line size is recommended to maintain reasonable throughput.

Furthermore as long as there is no backpressure on to the PCI2050B causing a disconnect the transaction will complete without the retry resulting the command conversion.

Alternatively if the downstream devices do not use the MWI command or have the use of the command disabled so that no MWI commands are initiated on the secondary bus, then MW transactions on the secondary bus will always be forwarded as MW commands on the primary bus also preventing this issue from occurring.

2.5 **Affected Devices**

PCI2050B
Errata History

Errata #1: Issued on September 23, 2005
Errata #2: Issued on March 1, 2009
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

**Products**
- Amplifiers: amplifier.ti.com
- Data Converters: dataconverter.ti.com
- DLP® Products: www.dlp.com
- DSP: dsp.ti.com
- Clocks and Timers: www.ti.com/clocks
- Interface: interface.ti.com
- Logic: logic.ti.com
- Power Mgmt: power.ti.com
- Microcontrollers: microcontroller.ti.com
- RFID: www.ti-rfid.com
- RF/IF and ZigBee® Solutions: www.ti.com/frm

**Applications**
- Audio: www.ti.com/audio
- Automotive: www.ti.com/automotive
- Broadband: www.ti.com/broadband
- Digital Control: www.ti.com/digitalcontrol
- Medical: www.ti.com/medical
- Military: www.ti.com/military
- Optical Networking: www.ti.com/opticalnetwork
- Security: www.ti.com/security
- Telephony: www.ti.com/telephony
- Video & Imaging: www.ti.com/video
- Wireless: www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2009, Texas Instruments Incorporated