







# TAS5805M

JAJSFH5D - MAY 2018 - REVISED NOVEMBER 2020

# TAS5805M 高度な処理機能を備えた、低消費電力、インダクタレス、デジタ ル入力、ステレオ、閉ループ、23W Class-D オーディオ・アンプ

# 1 特長

- 複数の出力構成をサポート
  - 2.0 モードで 2×23W (8Ω、21V、THD+N=1%)
     モノラル・モードで 45W (4Ω、21V、THD+N=1%)
- 優れたオーディオ性能
  - 1W、1kHz、PVDD = 12V ್ THD+N ≤ 0.03%
  - SNR ≥ 107dB (A-weighted)、ノイズ・レベル < 40μV<sub>RMS</sub>
- 低い静止電流とハイブリッド変調
  - PVDD = 13.5V、22µH + 0.68µ F フィルタで 16.5mA
- 柔軟な電源構成
  - PVDD:4.5V~26.4V
  - DVDD および I/O:1.8V または 3.3V
- 柔軟なオーディオ I/O
  - I<sup>2</sup>S、LJ、RJ、TDM、3線式デジタル・オーディオ・ インターフェイス (MCLK 不要)
  - 32、44.1、48、88.2、96kHz のサンプル・レートを サポート
  - SDOUT によるオーディオ・モニタ、サブチャネル、
     またはエコー・キャンセル
- 高度なオーディオ処理
  - マルチバンドの高度な DRC および AGL
  - 2 × 15 BQ
  - サーマル・フォールドバック、DC ブロッキング
  - 入力ミキサ、出力クロスバー
  - レベル・メーター
  - 5 BQ + 1 バンド DRC + サブウーファー・チャネル
     用の THD マネージャ
  - 音場空間化オプション
- 自己保護機能内蔵
  - 隣接ピン間が短絡してもデバイスに損傷なし
  - 過電流エラー (OCE)
  - 過熱警告 (OTW)
  - 過熱エラー (OTE)
  - 低電圧/過電圧誤動作防止 (UVLO/OVLO)
- システム統合が簡単
  - I<sup>2</sup>C ソフトウェア制御
  - ソリューション・サイズの低減
    - 開ループ・デバイスと比べて必要パッシブ部品 数を低減
    - PVDD ≤ 14V のほとんどの場合、インダクタレス で動作(フェライト・ビーズ)

# 2 アプリケーション

• LCD TV, OLED TV

- ワイヤレス・スピーカー、音声アシスタント付きのスマート・スピーカー
- サウンドバー、有線スピーカー、ブックシェルフ・オーディオ・システム
- デスクトップ PC、ノート PC
- AV レシーバー、スマート・ホームおよび loT 家電

# 3 概要


TAS5805M は高効率のステレオ、閉ループ Class-D ア ンプで、消費電力が低く、豊富なサウンド効果を持つた め、コスト効率の優れたデジタル入力ソリューションを構築 できます。このデバイスの内蔵オーディオ・プロセッサと 96kHz アーキテクチャは、SRC、チャネルごとに 15 の Bq、音量制御、オーディオ・ミキシング、3 バンドの 4 次 DRC、フルバンド AGL、THD マネージャ、レベル・メータ など、先進のオーディオ処理フローをサポートしています。

TAS5805M は、TI 独自のハイブリッド変調方式を採用しているため、静止電流が非常に小さく(13.5V の PVDDで 16.5mA)、携帯用オーディオ・アプリケーションのバッテリ動作時間を延長できます。先進の EMI 抑制テクノロジにより、設計者は安価なフェライト・ビーズ・フィルタを活用して基板面積とシステム・コストを低減できます。

製品情報

	200 PP 112 112	
型番	パッケージ <sup>(1)</sup>	本体サイズ (公称)
TAS5805M	TSSOP (28) PWP	9.7mm×4.4mm

(1) 提供されているすべてのパッケージについては、巻末の注文情報 を参照してください。



ブロック概略図

英語版の TI 製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、 www.ti.com で閲覧でき、その内容が常に優先されます。TI では翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、必ず 最新版の英語版をご参照くださいますようお願いいたします。





# **Table of Contents**

1	特長1	
	アプリケーション1	
	概要1	
	Revision History	
	Pin Configuration and Functions	
	Specifications	
	6.1 Absolute Maximum Ratings7	7
	6.2 ESD Ratings	7
	6.3 Recommended Operating Conditions7	7
	6.4 Thermal Information	7
	6.5 Electrical Characteristics	3
	6.6 Timing Requirements11	
	6.7 Typical Characteristics12	2
7	Detailed Description	)
	7.1 Overview	)
	7.2 Functional Block Diagram	)
	7.3 Feature Description	)

7.4 Device Functional Modes	36
7.5 Programming and Control.	
7.6 Register Maps	
8 Application and Implementation	
8.1 Application Information	77
8.2 Typical Applications	
9 Layout	.89
9.1 Layout Guidelines	
9.2 Layout Example	91
10 Device and Documentation Support	.92
10.1 Device Support	92
10.2 Receiving Notification of Documentation Updates.	93
10.3 サポート・リソース	93
10.4 Trademarks	93
10.5 静電気放電に関する注意事項	93
10.6 用語集	93

4 Revision History 資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

C	nanges from Revision C (December 2018) to Revision D (November 2020)	Page
•	Added note 1 to the Recommended Operating Conditions	7
•	Added capacitve load for each bus line, Cb = 400 pf to the I2C timming parameters in the <i>Timing</i>	
	Requirements	11
•	Change the I2C BUS Timming-Standard. Data Hold Time max value from 900 ns to 3450 ns in the Timin	g
	Requirements	11
•	Added efficiency plot and 1%/10% THD+N output power vs PVDD plot for 4-Ω load	12
•	Added notes the Hybrid Modulation section	40
•	Added Speaker DC Protection, Device Over Temperature Protection, Device Over Voltage/Under Voltage	Э
	Protection, and Clock Fault sections	46

С	hanges from Revision B (October 2018) to Revision C (December 2018)	Page
•	Added 🗵 7-14	
•	Added 🗵 7-15	45

Changes from Revision A (July 2018) to Revision B (October 2018)	Page
• 変更前:「 <i>概要」で(</i> 13.5V の PVDD で 16.5mA <i>未満)を(</i> 13.5V の PVDD で 16.5mA)に変更	1
Changed the Typical Characteristics graphs	
Added the Clock Halt Auto-recover section	31
Added the Sample Rate on the Fly Change section	31
Added the Thermal Foldback section	
Changed the Device State Control section	37
Changed the DSP Memory Book, Page and BQ Coefficients Update section	
Added the Example Use section.	43
• Deleted 010:310K in 表 7-9	
Added the Inductor Selections section	77
Added the Step 2: Speaker Tuning section	82
Changed the Development Support section	



Page

# Changes from Revision \* (May 2018) to Revision A (July 2018)

重産データとしてリリース......1




# **Device Comparison Table**

ORDERABLE PART NUMBER	RECOMMENDED PVDD RANGE	Audio Process Flows	R <sub>DS(ON)</sub>
TAS5805M 4.5 V to 26.4 V		Enhanced Audio Process Flows with ROM Fixed	180 mΩ
TAS5707/TAS5711	8 V to 26 V	Basic Audio Process Flow with ROM Fixed	180 mΩ
TAS5825M	4.5 V to 26.4 V	Flexible Advanced Audio Process Flows with Smart-Amp Features	90 mΩ



# **5** Pin Configuration and Functions



# 図 5-1. PWP Package, 28-Pin TSSOP,

#### 表 5-1. Pin Functions

PIN		TYPE <sup>(1)</sup>	DESCRIPTION	
NAME	NO.	ITPE	DESCRIPTION	
DGND	1, 5	Р	Digital ground	
DVDD	2	Р	3.3-V or 1.8-V digital power supply	
VR_DIG	4	Р	Internally regulated 1.5-V digital supply voltage. This pin must not be used to drive external devices	
ADR/ FAULT	3	DI/O	Different I <sup>2</sup> C device address can be set by selecting different pull up resistor to DVDD, see $\frac{1}{5}$ 7-5 for details. After power up, ADR/ FAULT can be redefine as FAULT, go to Page0, Book0, set register 0x61 = 0x0b first, then set register 0x60 = 0x01	
LRCLK	6	DI	Word select clock for the digital signal that is active on the serial port's input data line. In I <sup>2</sup> S, LJ and RJ, this corresponds to the left channel and right channel boundary. In TDM mode, this corresponds to the frame sync boundary	
SCLK	7	DI	Bit clock for the digital signal that is active on the input data line of the serial data port.	
SDIN	8	DI	Data line to the serial data port	
SDOUT	9	DO	Serial Audio data output. The source data can be Pre-DSP or Post-DSP data, by setting the register 0x30h.	
SDA	10	DI/O	2C serial control data interface input/output	
SCL	11	DI	I2C serial control clock input	
PDN	12	DI	Power Down, active-low. PDN place the amplifier in Shutdown, turn off all internal regulators. Low, Power Down Device; High, Enable Device.	
AVDD	13	Р	Internally regulated 5-V analog supply voltage. This pin must not be used to drive external devices	
AGND	14	Р	Analog ground	
PVDD	15,16,27, 28	Р	PVDD voltage input	
PGND	19,24	Р	Ground reference for power device circuitry. Connect this pin to system ground.	
OUT_A+	26	0	Positive pin for differential speaker amplifier output A+	
BST_A+	25	Р	Connection point for the OUT_A+ bootstrap capacitor which is used to create a power supply for the high-side gate drive for OUT_A+	
OUT_A-	23	0	Negative pin for differential speaker amplifier output A-	



# 表 5-1. Pin Functions (continued)

PIN		TYPE <sup>(1)</sup>	DESCRIPTION	
NAME	NO.		DESCRIPTION	
BST_A- 22 P Connection point for the OUT_A- bootstrap c drive for OUT_A-		Р	Connection point for the OUT_A- bootstrap capacitor which is used to create a power supply for the high-side gate drive for OUT_A-	
BST_B-	21	Р	Connection point for the OUT_B- bootstrap capacitor which is used to create a power supply for the high-side gate drive for OUT_B-	
OUT_B-	20	0	Negative pin for differential speaker amplifier output B	
BST_B+	18	Р	Connection point for the OUT_B+ bootstrap capacitor which is used to create a power supply for the high-side gate drive for OUT_B+	
OUT_B+	17	0	ositive pin for differential speaker amplifier output B+	
PowerPAD™		Р	Connect to the system Ground	

(1) AI = Analog input, AO = Analog output, DI = Digital Input, DO = Digital Output, DI/O = Digital Bi-directional (input and output), P = Power, G = Ground (0 V)



# **6** Specifications

# 6.1 Absolute Maximum Ratings

Free-air room temperature 25°C (unless otherwise noted) (1)

		MIN	MAX	UNIT
DVDD	Low-voltage digital supply	-0.3	3.9	V
PVDD	PVDD supply	-0.3	30	V
V <sub>I(DigIn)</sub>	DVDD referenced digital inputs <sup>(2)</sup>	-0.5	$V_{DVDD}$ + 0.5	V
V <sub>I(SPK_OUTxx)</sub>	Voltage at speaker output pins	-0.3	32	V
T <sub>A</sub>	Ambient operating temperature	-25	85	°C
T <sub>stg</sub>	Storage temperature	-40	125	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) DVDD referenced digital pins include: ADR/ FAULT, LRCLK, SCLK, SCL, SDA, SDIN, PDN

# 6.2 ESD Ratings

				VALUE	UNIT
			Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	±2000
V(	ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted) see (1)

			MIN	NOM	MAX	UNIT
V	Power supply inputs	DVDD	VDD 1.62 3.	3.63	V	
V <sub>(POWER)</sub>	Power supply inputs	PVDD	4.5		26.4	v
R <sub>SPK</sub>	Minimum speaker load	BTL Mode (4.5V≤PVDD≤26.4V)	VOUT <sub>PEAK</sub> / OCE <sub>THRES</sub>	6		Ω
R <sub>SPK</sub>	Minimum speaker load	PBTL Mode (4.5V≤PVDD≤26.4V)	VOUT <sub>PEAK</sub> / (2×OCE <sub>THRES</sub> )	4		Ω
L <sub>OUT</sub>	Minimum inductor value in L	C filter under short-circuit condition	1	4.7		μH

(1) The minimal speaker load been limited by OCE Threshold, if output peak current <5A, TAS5805M also supports lower speaker load with High PVDD. For BTL, the OCE Threshold is 5A (Typical); For PBTL, the OCE Threshold is 10A (Typical). The minimal speaker load depends on the output peak voltage.</p>

# 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>			TAS5805M TSSOP (PWP) 28 PINS			
		JEDEC STANDARD 2-LAYER PCB	JEDEC STANDARD 4-LAYER PCB	TAS5805MEVM-4 4-LAYER PCB	UNIT	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	N/A	29.1	24	°C/W	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	N/A	21.8	N/A	°C/W	
R <sub>0JB</sub>	Junction-to-board thermal resistance	N/A	8.2	N/A	°C/W	
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	N/A	0.3	1.5	°C/W	
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	N/A	8.1	7.6	°C/W	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	2.2	N/A	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



# **6.5 Electrical Characteristics**

Free-air room temperature 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
DIGITAL I/O					
ШΗ	Input logic high current level for DVDD referenced digital input pins	V <sub>IN(DigIn)</sub> = V <sub>DVDD</sub>		10	μA
IILI	Input logic low current level for DVDD referenced digital input pins	V <sub>IN(DigIn)</sub> = 0 V		-10	μA
VIH(Digin)	Input logic high threshold for DVDD referenced digital inputs		70%		V <sub>DVDD</sub>
/ <sub>IL(Digin)</sub>	Input logic low threshold for DVDD referenced digital inputs			30%	V <sub>DVDD</sub>
V <sub>OH(Digin)</sub>	Output logic high voltage level	I <sub>OH</sub> = 2 mA	80%		V <sub>DVDD</sub>
V <sub>OL(Digin)</sub>	Output logic low voltage level	$I_{OH} = -2 \text{ mA}$		20%	V <sub>DVDD</sub>
<sup>2</sup> C CONTROL F	PORT	·			
C <sub>L(I2C)</sub>	Allowable load capacitance for each I <sup>2</sup> C line			400	pF
SCL(fast)	Support SCL frequency	No wait states, fast mode		400	kHz
f <sub>SCL(slow)</sub>	Support SCL frequency	No wait states, slow mode		100	kHz
SERIAL AUDIO	PORT				
t <sub>DLY</sub>	Required LRCLK/FS to SCLK rising edge delay		5		ns
D <sub>SCLK</sub>	Allowable SCLK duty cycle		40%	60%	
fs	Supported input sample rates		32	96	kHz
SCLK	Supported SCLK frequencies		32	64	f <sub>S</sub>
fsclk	SCLK frequency			24.576	MHz
SPEAKER AMP	LIFIER (ALL OUTPUT CONFIGUR	ATIONS)			
I <sub>cc</sub>	Quiescent supply current on DVDD	PDN=2V, DVDD=3.3V, Play mode		18	mA
I <sub>cc</sub>	Quiescent supply current on DVDD	PDN=2V, DVDD=3.3V, Sleep mode		0.75	mA
сс	Quiescent supply current on DVDD	PDN=2V, DVDD=3.3V, Deep Sleep mode		0.75	mA
lcc	Quiescent supply current on DVDD	PDN=0V, DVDD=3.3V, Shutdown mode		5.5	μA
сс	<b>.</b>	PDN=2V,, PVDD=13.5V, LC filter=10uH+0.68uF,			
	Quiescent supply current on PVDD	Fsw=768kHz, BD Modulation, Play mode		32.5	mA
				32.5	mA mA
cc	PVDD Quiescent supply current on	Fsw=768kHz, BD Modulation, Play mode PDN=2V,, PVDD=13.5V, LC filter=22uH+0.68uF,			
сс сс	PVDD         Quiescent supply current on         PVDD         Quiescent supply current on	Fsw=768kHz, BD Modulation, Play mode PDN=2V,, PVDD=13.5V, LC filter=22uH+0.68uF, Fsw=384kHz, Hybrid Modulation, Play mode		16.5	mA
сс сс	PVDD         Quiescent supply current on         PVDD         Quiescent supply current on         PVDD         Quiescent supply current on	Fsw=768kHz, BD Modulation, Play mode         PDN=2V,, PVDD=13.5V, LC filter=22uH+0.68uF,         Fsw=384kHz, Hybrid Modulation, Play mode         PDN=2V, PVDD=13.5V, Output Hiz Mode		16.5 10.4	mA mA
20 20 20 20 20	PVDD         Quiescent supply current on	Fsw=768kHz, BD Modulation, Play mode         PDN=2V,, PVDD=13.5V, LC filter=22uH+0.68uF,         Fsw=384kHz, Hybrid Modulation, Play mode         PDN=2V, PVDD=13.5V, Output Hiz Mode         PDN=2V, PVDD=13.5V, Sleep Mode		16.5       10.4       7.2	mA mA mA
22 23 23 23 24 25 25 25	PVDD         Quiescent supply current on	Fsw=768kHz, BD Modulation, Play mode         PDN=2V,, PVDD=13.5V, LC filter=22uH+0.68uF,         Fsw=384kHz, Hybrid Modulation, Play mode         PDN=2V, PVDD=13.5V, Output Hiz Mode         PDN=2V, PVDD=13.5V, Sleep Mode         PDN=2V, PVDD=13.5V, Deep Sleep Mode		16.5       10.4       7.2       120	mA mA mA μA
cc cc cc cc cc cc	PVDD         Quiescent supply current on         PVDD	Fsw=768kHz, BD Modulation, Play mode         PDN=2V,, PVDD=13.5V, LC filter=22uH+0.68uF,         Fsw=384kHz, Hybrid Modulation, Play mode         PDN=2V, PVDD=13.5V, Output Hiz Mode         PDN=2V, PVDD=13.5V, Sleep Mode         PDN=2V, PVDD=13.5V, Deep Sleep Mode         PDN=0V, PVDD=13.5V, Shutdown Mode	4.87	16.5       10.4       7.2       120       7.2	mA mA mA μA
lcc lcc lcc lcc lcc lcc lcc lcc lcc lcc	PVDD         Quiescent supply current on         PVDD         Turn-off Time	Fsw=768kHz, BD Modulation, Play mode         PDN=2V,, PVDD=13.5V, LC filter=22uH+0.68uF,         Fsw=384kHz, Hybrid Modulation, Play mode         PDN=2V, PVDD=13.5V, Output Hiz Mode         PDN=2V, PVDD=13.5V, Sleep Mode         PDN=2V, PVDD=13.5V, Deep Sleep Mode         PDN=0V, PVDD=13.5V, Shutdown Mode         Excluding volume ramp         Value represents the "peak voltage" disregarding clipping due to lower PVDD).	4.87	16.5         10.4         7.2         120         7.2         100         7.2         10	mA mA mA μA μA ms
Icc Icc Icc Icc Icc toff Αν(spk_AMP) ΔΑν(spk_AMP)	PVDD         Quiescent supply current on         PVDD         Turn-off Time         Programmable Gain	Fsw=768kHz, BD Modulation, Play mode         PDN=2V,, PVDD=13.5V, LC filter=22uH+0.68uF,         Fsw=384kHz, Hybrid Modulation, Play mode         PDN=2V, PVDD=13.5V, Output Hiz Mode         PDN=2V, PVDD=13.5V, Sleep Mode         PDN=2V, PVDD=13.5V, Deep Sleep Mode         PDN=2V, PVDD=13.5V, Shutdown Mode         Excluding volume ramp         Value represents the "peak voltage" disregarding clipping due to lower PVDD).         Measured at 0 dB input(1FS)	4.87	16.5         10.4         7.2         120         7.2         100         29.5	mA mA mA μA μA ms V



# 6.5 Electrical Characteristics (continued)

Free-air room temperature 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
R <sub>DS(on)</sub>	Drain-to-source on resistance of the individual output MOSFETs	FET + Metallization	180		mΩ
OCE <sub>THRES</sub>	Over-Current Error Threshold	OUTxx Overcurrent Error Threshold	5		А
OVE <sub>THRES(PVDD</sub>	PVDD over voltage error threshold		28		V
UVE <sub>THRES(PVDD</sub>	PVDD under voltage error threshold		4.2		V
OTE <sub>THRES</sub>	Over temperature error threshold		160		°C
OTE <sub>Hystersis</sub>	Over temperature error hysteresis		10		°C
OTW <sub>THRES</sub>	Over temperature warning level	Read by register 0x73 bit3	135		°C
SPEAKER AMPL	IFIER (STEREO BTL)				
V <sub>OS</sub>	Amplifier offset voltage	Measured differentially with zero input data, programmable gain configured with 29.5 Vp gain, $V_{PVDD}$ = 12 V, BD Mode	-6.5	6.5	mV
		$\label{eq:VPVDD} \begin{array}{l} V_{PVDD} \texttt{=} \texttt{21V}, \texttt{SPK}\_\texttt{GAIN}\texttt{=} \texttt{24.8} \ \texttt{Vp/FS}, \texttt{R}_{SPK}\texttt{=} \texttt{8} \\ \Omega, \texttt{f}\texttt{=} \texttt{1} \ \texttt{kHz}, \texttt{THD}\texttt{+}\texttt{N}\texttt{=} \texttt{1\%}, \texttt{1SPW} \ \texttt{Mode} \end{array}$	23		W
	Continuous Output power (per channel)	$\label{eq:VPVDD} \begin{array}{l} V_{PVDD} \texttt{=} \texttt{21} \texttt{V}, \texttt{SPK}\_\texttt{GAIN} \texttt{=} \texttt{24.8} \texttt{Vp/FS}, \texttt{R}_{SPK} \texttt{=} \texttt{8} \\ \Omega, \texttt{f} \texttt{=} \texttt{1} \texttt{kHz}, \texttt{THD}\texttt{+}\texttt{N} \texttt{=} \texttt{10\%}, \texttt{1SPW} \texttt{Mode} \end{array}$	27.5		W
		$V_{PVDD}$ = 18 V, SPK_GAIN = 20.8 Vp/FS, R <sub>SPK</sub> = 6 $\Omega$ , f = 1 kHz, THD+N = 1%, BD Mode	21		W
<b>C</b>		$\label{eq:VPVDD} \begin{array}{l} V_{PVDD} = 18 \; V, \; SPK\_GAIN = 20.8 \; Vp/FS, \; R_{SPK} = 6 \\ \Omega, \; f = 1 \; kHz, \; THD {+} N = 10\%, \; BD \; Mode \end{array}$	25		W
P <sub>O(SPK)</sub>		$\label{eq:VPVDD} \begin{array}{l} V_{PVDD} \texttt{=} \texttt{12} \ V, \ SPK\_GAIN \texttt{=} \texttt{13.9} \ Vp/FS, \ R_{SPK} \texttt{=} \texttt{6} \\ \Omega, \ f \texttt{=} \texttt{1} \ kHz \ THD \texttt{+N} \texttt{=} \texttt{1\%}, \ BD \ Mode \end{array}$	9.9		W
		$V_{PVDD}$ = 12 V, SPK_GAIN = 13.9 Vp/FS, R <sub>SPK</sub> = 6 $\Omega$ , f = 1 kHz THD+N = 10%, BD Mode	12		W
		$\label{eq:VPVDD} \begin{array}{l} V_{PVDD} \texttt{=} \texttt{13.5 V}, \texttt{SPK}\_\texttt{GAIN} \texttt{=} \texttt{15.6 Vp/FS}, \texttt{R}_{SPK} \\ \texttt{=} \texttt{6} \ \Omega, \texttt{f} \texttt{=} \texttt{1} \texttt{ KHz} \texttt{THD}\texttt{+}\texttt{N} \texttt{=} \texttt{1\%}, \texttt{BD} \texttt{ Mode} \end{array}$	12		W
		$\label{eq:VPVDD} \begin{array}{l} V_{PVDD} \texttt{=} \texttt{13.5 V}, \texttt{SPK}\_\texttt{GAIN} \texttt{=} \texttt{15.6 Vp/FS}, \texttt{R}_{SPK} \\ \texttt{=} \texttt{6} \ \Omega, \texttt{f} \texttt{=} \texttt{1} \texttt{ KHz} \texttt{THD}\texttt{+}\texttt{N} \texttt{=} \texttt{10\%}, \texttt{BD} \texttt{ Mode} \end{array}$	15		W
	Total harmonic distortion and noise	V <sub>PVDD</sub> = 12 V, Fsw=768kHz, SPK_GAIN = 13.9 Vp/FS, LC-filter, BD Mode	0.03%		
THD+N <sub>SPK</sub>	( $P_O = 1 \text{ W}, f = 1 \text{ KHz}, R_{SPK} = 6 \Omega$ )	V <sub>PVDD</sub> = 18 V, Fsw=768kHz, SPK_GAIN = 20.8 Vp/FS, LC-filter, BD Mode	0.03%		
I	Idle channel noise(A-weighted)	$V_{PVDD}$ = 12 V, Fsw=768kHz, LC-filter, Load=6 $\Omega$	37		
CN(SPK)		$V_{PVDD}$ = 18 V, Fsw=768kHz, LC-filter, Load=6 $\Omega$	38		μVrms
DR	Dynamic range	A-Weighted, -60 dBFS method. P <sub>VDD</sub> = 24 V, SPK_GAIN = 29.5 Vp/FS	106	-	dB
SND	Signal to point action	A-Weighted, referenced to 1% THD+N output level, PVDD=24V	111		dB
SNR	Signal-to-noise ratio	A-Weighted, referenced to 1% THD+N output level, PVDD=13.5V	107.5		dB
K <sub>SVR</sub>	Power supply rejection ratio	Injected Noise = 1 KHz, 1 V <sub>rms</sub> , PVDD = 12 V, input audio signal = digital zero	72		dB
X-talk <sub>SPK</sub>	Cross-talk (worst case between left-to-right and right- to-left coupling)	f = 1 kHz	100		dB
SPEAKER AMPL	IFIER (MONO PBTL)				

9

# 6.5 Electrical Characteristics (continued)

Free-air room temperature 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
		$V_{PVDD}$ = 12 V, SPK_GAIN = 13.9 Vp/FS, $R_{SPK}$ = 4 $\Omega,$ f = 1kHz, THD+N = 1%, BD Mode	15.4		W
D	Continuous Output Power	$V_{\text{PVDD}}$ = 12 V, SPK_GAIN = 13.9 Vp/FS, R_{\text{SPK}} = 4 $\Omega,$ f = 1kHz, THD+N = 10%, BD Mode	18.5		W
P <sub>O(SPK)</sub>	Continuous Ouput Fower	$V_{\text{PVDD}}$ = 18V, SPK_GAIN = 22.1 Vp/FS, R_{\text{SPK}} = 4 $\Omega,$ f = 1kHz, THD+N = 1%, BD Mode	33.6		W
		$V_{\text{PVDD}}$ = 18 V, SPK_GAIN = 22.1 Vp/FS, R_{\text{SPK}} = 4 $\Omega,$ f = 1kHz, THD+N = 10%, BD Mode	41		W
	Total harmonic distortion and noise (P <sub>O</sub> = 1 W, f = 1 kHz)	$V_{\text{PVDD}}$ = 12 V, SPK_GAIN = 16.5 Vp/FS, 4.7uH + 0.68uF filter, $R_{\text{SPK}}$ = 4 $\Omega,$ BD Mode	0.06%		
THD+N <sub>SPK</sub>		$\label{eq:VPVDD} \begin{array}{l} V_{PVDD} \texttt{=} \texttt{24 V}, SPK\_GAIN\texttt{=} \texttt{29.5 Vp/FS}, \texttt{4.7uH}\texttt{+} \\ \texttt{0.68uF filter}, R_{SPK}\texttt{=} \texttt{4} \ \texttt{\Omega}, \texttt{1SPW Mode} \end{array}$	0.07%		
DR	Dynamic range	A-Weighted, -60 dBFS method, PVDD = 24V, SPK_GAIN = 29.5 Vp/FS	106		dB
SNR	Signal-to-noise ratio	A-Weighted, referenced to 1% THD+N output level, PVDD=13.5V	107.7		dB
		A-Weighted, referenced to 1% THD+N output level, PVDD=24V	111		dB
K <sub>SVR</sub>	Power supply rejection ratio	Injected Noise = 1 KHz, 1 $V_{rms}$ , $P_{VDD}$ = 19 V, input audio signal = digital zero	72		dB



# 6.6 Timing Requirements


		MIN	NOM	MAX	UNIT
Serial Audio	o Port Timing				
f <sub>SCLK</sub>	SCLK frequency	1.024			MHz
t <sub>SCLK</sub>	SCLK period	40			ns
t <sub>SCLKL</sub>	SCLK pulse width, low	16			ns
t <sub>SCLKH</sub>	SCLK pulse width, high	16			ns
t <sub>SL</sub>	SCLK rising to LRCK/FS edge	8			ns
t <sub>LS</sub>	LRCK/FS Edge to SCLK rising edge	8			ns
t <sub>su</sub>	Data setup time, before SCLK rising edge	8			ns
t <sub>DH</sub>	Data hold time, after SCLK rising edge	8			ns
t <sub>DFS</sub>	Data delay time from SCLK falling edge			15	ns
I <sup>2</sup> C Bus Tim	ing – Standard				
f <sub>SCL</sub>	SCL clock frequency			100	kHz
t <sub>BUF</sub>	Bus free time between a STOP and START condition	4.7			μs
t <sub>LOW</sub>	Low period of the SCL clock	4.7			μs
t <sub>HI</sub>	High period of the SCL clock	4			μs
t <sub>RS-SU</sub>	Setup time for (repeated) START condition	4.7			μs
t <sub>S-HD</sub>	Hold time for (repeated) START condition	4			μs
t <sub>D-SU</sub>	Data setup time	250			ns
t <sub>D-HD</sub>	Data hold time	0		3450	ns
t <sub>SCL-R</sub>	Rise time of SCL signal	20 + 0.1C <sub>B</sub>		1000	ns
t <sub>SCL-R1</sub>	Rise time of SCL signal after a repeated START condition and after an acknowledge bit	20 + 0.1C <sub>B</sub>		1000	ns
t <sub>SCL-F</sub>	Fall time of SCL signal	20 + 0.1C <sub>B</sub>		1000	ns
t <sub>SDA-R</sub>	Rise time of SDA signal	20 + 0.1C <sub>B</sub>		1000	ns
t <sub>SDA-F</sub>	Fall time of SDA signal	20 + 0.1C <sub>B</sub>		1000	ns
t <sub>P-SU</sub>	Setup time for STOP condition	4			μs
C <sub>B</sub>	Capacitve load for each bus line			400	pf
I <sup>2</sup> C Bus Tim Fast	ing –				
f <sub>SCL</sub>	SCL clock frequency			400	kHz
t <sub>BUF</sub>	Bus free time between a STOP and START condition	1.3			μs
t <sub>LOW</sub>	Low period of the SCL clock	1.3			μs
t <sub>HI</sub>	High period of the SCL clock	600			ns
t <sub>RS-SU</sub>	Setup time for (repeated)START condition	600			ns
t <sub>RS-HD</sub>	Hold time for (repeated)START condition	600			ns
t <sub>D-SU</sub>	Data setup time	100			ns
t <sub>D-HD</sub>	Data hold time	0		900	ns
t <sub>SCL-R</sub>	Rise time of SCL signal	20 + 0.1C <sub>B</sub>		300	ns
t <sub>SCL-R1</sub>	Rise time of SCL signal after a repeated START condition and after an acknowledge bit	20 + 0.1C <sub>B</sub>		300	ns
t <sub>SCL-F</sub>	Fall time of SCL signal	20 + 0.1C <sub>B</sub>		300	ns
t <sub>SDA-R</sub>	Rise time of SDA signal	20 + 0.1C <sub>B</sub>		300	ns
t <sub>SDA-F</sub>	Fall time of SDA signal	20 + 0.1C <sub>B</sub>		300	ns
t <sub>P-SU</sub>	Setup time for STOP condition	600			ns
t <sub>SP</sub>	Pulse width of spike suppressed			50	ns
C <sub>B</sub>	Capacitve load for each bus line			400	pf



# 6.7 Typical Characteristics


# 6.7.1 Bridge Tied Load (BTL) Configuration Curves with 1SPW Mode

Free-air room temperature 25°C (unless otherwise noted.) Measurements were made using TAS5805MEVM board and Audio Precision System 2722 with Analog Analyzer filter set to 20-kHz brickwall filter. All measurements taken with audio frequency set to 1 kHz and device PWM Modulation mode set to 1SPW mode with Class D Bandwidth = 120 kHz for 576 kHz Fsw and Class D Bandwidth = 175 kHz for 768 kHz Fsw (Listed in Register 0x53) unless otherwise noted.






TAS5805M JAJSFH5D – MAY 2018 – REVISED NOVEMBER 2020











TAS5805M JAJSFH5D – MAY 2018 – REVISED NOVEMBER 2020











TAS5805M JAJSFH5D – MAY 2018 – REVISED NOVEMBER 2020




# 6.7.2 Bridge Tied Load (BTL) Configuration Curves with BD Mode


Free-air room temperature 25°C (unless otherwise noted.) Measurements were made using TAS5805MEVM board and Audio Precision System 2722 with Analog Analyzer filter set to 20-kHz brickwall filter. All measurements taken with audio frequency set to 1 kHz and device PWM Modulation mode set to BD mode with Class D Bandwidth = 175kHz (Listed in Register 0x53) unless otherwise noted.






TAS5805M JAJSFH5D – MAY 2018 – REVISED NOVEMBER 2020













### 6.7.3 Bridge Tied Load (BTL) Configuration Curves with Ferrite Bead + Capacitor as the Output Filter

Free-air room temperature 25°C (unless otherwise noted) Measurements were made using TAS5805MEVM board and Audio Precision System 2722 with Analog Analyzer filter set to 20-kHz brickwall filter. All measurements taken with audio frequency set to 1 kHz and device PWM frequency set to 384 kHz, with Class D Bandwidth = 80 kHz (Listed in Register 0x53), Spread Spectrum Enable, Ferrite bead + Capacitor as the output filter, BD Modulation, unless otherwise noted.






TAS5805M JAJSFH5D – MAY 2018 – REVISED NOVEMBER 2020






# 6.7.4 Parallel Bridge Tied Load (PBTL) Configuration with 1SPW Modulation

Free-air room temperature 25°C (unless otherwise noted.) Measurements were made using TAS5805MEVM board and Audio Precision System 2722 with Analog Analyzer filter set to 20-kHz brickwall filter. All measurements taken with audio frequency set to 1 kHz and device PWM frequency set to 576 kHz, the LC filter used was 4.7  $\mu$ H / 0.68  $\mu$ F, 1SPW modulation with Class D Bandwidth = 120kHz (Listed in Register 0x53) unless otherwise noted.






TAS5805M JAJSFH5D – MAY 2018 – REVISED NOVEMBER 2020




# 6.7.5 Parallel Bridge Tied Load (PBTL) Configuration with BD Modulation

Free-air room temperature 25°C (unless otherwise noted.) Measurements were made using TAS5805MEVM board and Audio Precision System 2722 with Analog Analyzer filter set to 20-kHz brickwall filter. All measurements taken with audio frequency set to 1 kHz and device PWM frequency set to 768 kHz, the LC filter used was 10  $\mu$ H / 0.68  $\mu$ F, BD Modulation with Class D Bandwidth = 175kHz (Listed in Register 0x53), unless otherwise noted.











# **Parameter Measurement Information**



#### 図 7-1. Serial Audio Port Timing in Slave Mode



☑ 7-2. I<sup>2</sup>C Communication Port Timing Diagram



# 7 Detailed Description


# 7.1 Overview

The TAS5805M device integrates 4 main building blocks together into a single cohesive device that maximizes sound quality, flexibility, and ease of use. The 4 main building blocks are listed as follows:

- A stereo audio DAC.
- An Audio DSP subsystem.
- A flexible closed-loop amplifier capable of operating in stereo or mono, at different switching frequencies, and supporting a variety of output voltages and loads.
- An I<sup>2</sup>C control port for communication with the device

The device requires only two power supplies for proper operation. A DVDD supply is required to power the low voltage digital circuitry. Another supply, called PVDD, is required to provide power to the output stage of the audio amplifier. Two internal LDOs convert PVDD to 5 V for GVDD and AVDD and to 1.5V for DVDD respectively.

# 7.2 Functional Block Diagram



# 7.3 Feature Description

# 7.3.1 Power Supplies

To facilitate system design, TAS5805M needs only a 3.3-V or 1.8-V supply in addition to the (typical) 12-V or 24-V power-stage supply. Two internal voltage regulators provide suitable voltage levels for the gate drive circuitry and internal circuitry. The external pins are provided only as a connection point for off-chip bypass capacitors to filter the supply. Connecting external circuitry to these regulator outputs may result in reduced performance and damage to the device. Additionally, all circuitry requiring a floating voltage supply, e.g., the high-side gate drive, is accommodated by built-in bootstrap circuitry requiring only a few external capacitors. In order to provide good electrical and acoustical characteristics, the PWM signal path for the output stage is designed as identical,



independent half-bridges. For this reason, each half-bridge has separate bootstrap pins (BST\_x). The gate drive voltages (AVDD) are derived from the PVDD voltage. Special attention should be paid to placing all decoupling capacitors as close to their associated pins as possible. In general, inductance between the power-supply pins and decoupling capacitors must be avoided. For a properly functioning bootstrap circuit, a small ceramic capacitor must be connected from each bootstrap pin (BST\_x) to the power-stage output pin (OUT\_x). When the power-stage output is low, the bootstrap capacitor is charged through an internal diode connected between the gate-drive regulator output pin (AVDD) and the bootstrap pin. When the power-stage output is high, the bootstrap capacitor potential is shifted above the output potential and thus provides a suitable voltage supply for the high-side gate driver.

# 7.3.2 Device Clocking

The TAS5805M devices have flexible systems for clocking. Internally, the device requires a number of clocks, mostly at related clock rates to function correctly. All of these clocks can be derived from the Serial Audio Interface.




図 7-1. Audio Flow with Respective Clocks

☑ 7-1 shows the basic data flow and clock distribution.

The Serial Audio Interface typically has 3 connection pins which are listed as follows:

- SCLK (Bit Clock)
- LRCLK/FS (Left Right Word Clock and Frame Sync)
- SDIN (Input Data)

The device has an internal PLL that is used to take SCLK (Bit Clock) as reference clock and create the higher rate clocks required by the DSP and the DAC clock.

The TAS5805M device has an audio sampling rate detection circuit that automatically senses the sampling frequency. Common audio sampling frequencies of 32 kHz, 44.1kHz – 48 kHz, 88.2 kHz – 96 kHz are supported. The sampling frequency detector sets the clock for DAC and DSP automatically.

# 7.3.3 Serial Audio Port – Clock Rates

The serial audio interface port is a 3-wire serial port with the signals LRCLK/FS, SCLK, and SDIN. SCLK is the serial audio bit clock, used to clock the serial data present on SDIN into the serial shift register of the audio interface. Serial data is clocked into the TAS5805M device on the rising edge of SCLK. The LRCK/FS pin is the serial audio left/right word clock or frame sync when the device is operated in TDM Mode.

FORMAT	DATA BITS	MAXIMUM LRCLK/FS FREQUENCY (kHz)	SCLK RATE (f <sub>S</sub> )					
I <sup>2</sup> S/LJ/RJ	32, 24, 20, 16	32 to 96	64, 32					
	32, 24, 20, 16	32	128					
TDM		44.1,48	128,256,512					
		96	128,256					

#### 表 7-1. Audio Data Formats, Bit Depths and Clock Rates

Before DSP register initialize with I<sup>2</sup>C during the startup , TAS5805M requires stable I<sup>2</sup>S ready. When Clock halt, non-supported SCLK to LRCLK(FS) ratio is detected, the device reports Clock Error in Register 113 (Register Address 0x71).



#### 7.3.4 Clock Halt Auto-recovery

As some of host processor will Halt the I<sup>2</sup>S clock when there is no audio playing. When Clock halt, the device puts all channels into the Hi-Z state and reports Clock Error in Register 113 (Register Address 0x71). After audio clocks recovery, the device automatically returns to the previous state.

#### 7.3.5 Sample Rate on the Fly Change

TAS5805M supports LRCLK(FS) rate on the fly change. For example, change LCRLK from 32kHz to 48kHz or 96kHz, Host processor needs to put the LRCLK(FS)/SCLK to Halt state at least 100us before changing to the new sample rate.

#### 7.3.6 Serial Audio Port - Data Formats and Bit Depths

The device supports industry-standard audio data formats, including standard I2S, left-justified, right-justified and TDM/DSP data. Data formats are selected via Register (P0-R51-D[5:4]). If the high width of LRCK/FS in TDM/DSP mode is less than 8 cycles of SCK, the register (P0-R51-D[3:2]) should be set to 01. All formats require binary two's complement, MSB-first audio data; up to 32-bit audio data is accepted. All the data formats, word length and clock rate supported by this device are shown in  $\frac{1}{87}$  7-1. The data formats are detailed in  $\boxed{272}$  through  $\boxed{276}$ . The word length are selected via Register (P0-R51-D[1:0]). The offsets of data are selected via Register (P0-R51-D[7]) and Register (P0-R52-D[7:0]). Default setting is I2S and 24 bit word length.





図 7-2. Left-Justified Audio Data Format






I<sup>2</sup>S Data Format; L-channel = LOW, R-channel = HIGH

I<sup>2</sup>S Data Format; L-channel = LOW, R-channel = HIGH






Right-Justified Data Format; L-channel = HIGH, R-channel = LOW

Right-Justified Data Format; L-channel = HIGH, R-channel = LOW

# 図 7-4. Right-Justified Audio Data Format






TDM Data Format with OFFSET = 0

In TDM Modes, Duty Cycle of LRCK/FS should be 1x SCLK at minimum. Rising edge is considered frame start.

図 7-5. TDM 1 Audio Data Format



TDM Data Format with OFFSET = 1

In TDM Modes, Duty Cycle of LRCK/FS should be 1x SCLK at minimum. Rising edge is considered frame start.

# 図 7-6. TDM 2 Audio Data Format



# 7.3.7 Digital Audio Processing


TAS5805M DSP has advanced process flows for different applications, refer to application note, *TAS5805 Process Flows* for details or request the PPC3 access for TAS5805M app .

### 7.3.8 Class D Audio Amplifier

Following the digital clipper, the interpolated audio data is next sent to the closed-Loop Class-D amplifier, whose first stage is Digital to PWM Conversion (DPC) block. In this block, the stereo audio data is translated into two pairs of complimentary pulse-width- modulated (PWM) signals which are used to drive the outputs of the speaker amplifier. Feedback loops around the DPC ensure constant gain across supply voltages, reducing distortion and improving immunity to the power supply noise. The analog gain is also applied in the Class-D amplifier section of the device.

#### 7.3.8.1 Speaker Amplifier Gain Select

A combination of digital gain and analog gain is used to provide the overall gain of the speaker amplifier. As seen in  $\boxtimes$  7-7, the audio path of the TAS5805M consists of a digital audio input port, a digital audio path, a digital to PWM converter (DPC), a gate driver stage, a Class-D power stage, and a feedback loop which feeds the output information back into the DPC block to correct for distortion sensed on the output pins. The total amplifier gain consists of digital gain shown in the digital audio path, and the analog gain from the input of the analog modulator to the output of the speaker amplifier power stage.



#### 27-7. Speaker Amplifier Gain

As shown in  $\boxtimes$  7-7, the first gain stage of the speaker amplifier is present in the digital audio path. Digital gain consists of the volume control, input Mixer or output Crossbar. The digital gain is set to 0dB by default. Change analog gain via register 0x54, AGAIN[4:0] which supports 32 steps analog gain setting (0.5dB per step). These analog gain settings ensure that the output signal is not clipped at different PVDD levels. 0dBFS output corresponds to 29.5-V peak output voltage.

₹ 7-2. Analog Gain Setting						
AGAIN <4:0>	GAIN (dBFS)	AMPLIFIER PEAK OUTPUT VOLTAGE (V)				
00000	0	29.5				
00001	-0.5	27.85				
11111	-15.5	4.95				

#### 表 7-2. Analog Gain Setting

# 7.3.8.2 Class D Loop Bandwidth and Switching Frequency Setting

TAS5805M closed loop structure provides Loop bandwidth setting option (Setting by register 83 -Register address 0x53h-D[6-5]) to co-work with different switching frequency (Setting by register 2 -Register address



0x02h-D[6-4] ). 7-3 shows recommended settings for the Loop Bandwidth and Switching Frequency selection. Same Fsw, Better THD+N performance with higher BW.

Modulation         Fsw         BW (Loop Band Width)		BW (Loop Band Width)	Notes
	384kHz	80kHz	
	480kHz	80kHz, 100kHz	Principle: Fsw (Switching Frequency) ≥ 4.2 × Loop
Hybrid, 1SPW	576kHz	80kHz, 100kHz, 120kHz	Bandwidth
	768kHz	80kHz, 100kHz, 120kHz, 175kHz	
	384kHz	80kHz, 100kHz, 120kHz	
BD	480kHz	80kHz, 100kHz, 120kHz	Principle: Fsw (Switching Frequency) ≥ 3 × Loop
	576kHz	80kHz, 100kHz, 120kHz, 175kHz	Bandwidth
	768kHz	80kHz, 100kHz, 120kHz, 175kHz	

# 表 7-3. Loop Bandwidth and Switching Frequency Setting



# 7.4 Device Functional Modes

# 7.4.1 Software Control

The TAS5805M device is configured via an I<sup>2</sup> C communication port.

The I<sup>2</sup>C Communication Protocol is detailed in the I<sup>2</sup>C Communication Port section. The I<sup>2</sup>C timing requirements are described in the I<sup>2</sup>C Bus Timing – Standard and I<sup>2</sup>C Bus Timing – Fast sections.

# 7.4.2 Speaker Amplifier Operating Modes

The TAS5805M device can be used in two different amplifier configurations:

- BTL Mode
- PBTL Mode

# 7.4.2.1 BTL Mode

In BTL mode, the TAS5805M amplifies two independent signals, which represent the left and right portions of a stereo signal. The amplified left signal is presented on differential output pair shown as OUT\_A+ and OUT\_A-, the amplified right signal is presented on differential output pair shown as OUT\_B+ and OUT\_B-.

# 7.4.2.2 PBTL Mode

The PBTL mode of operation is used to describe operation in which the two outputs of the device are placed in parallel with one another to increase the power sourcing capabilities of the device. On the output side of the TAS5805M device, the summation of the devices can be done before the filter in a configuration called Pre-Filter Parallel Bridge Tied Load (PBTL). However, the two outputs can be required to merge together after the inductor portion of the output filter. Doing so does require two additional inductors, but allows for smaller, less-expensive inductors to be used because the current is divided between the two inductors. The process is called Post-Filter PBTL. On the input side of the TAS5805M device, the input signal to the PBTL amplifier is left frame of I2S or TDM data.

# 7.4.3 Low EMI Modes

TAS5805M employs several modes to minimize EMI during playing audio, and they can be used based on different applications.

# 7.4.3.1 Spread Spectrum

Spread spectrum is used in some inductor free case to minimize EMI noise. The TAS5805M supports Spread Spectrum with triangle mode.

User needs to configure register SS\_CTRL0 (0x6B) to enable Spread Spectrum with triangle mode, and select spread spectrum frequency and range with SS\_CTRL1 (0x6C). For 384kHz  $F_{SW}$  which configured by DEVICE\_CTRL1 (0x02), the Spread Spectrum frequency and range are described in  $\gtrsim 7-4$ 

SS_TRI_CT RL[3:0]	0	1	2	3	4	5	6	7	
Triangle Freq	24k				48k				
Spread Spectrum Range	5%	10%	20%	25%	5%	10%	20%	25%	

表 7-4. Triangle Mode Spread Spectrum Frequency and Range Selection

User Application example-Central Switching Frequency is 384kHz, Triangle Frequency is 24kHz:

# w 58 6b 03 //Enable Spread Spectrum

w 58 6c 03 //SS\_TRI\_CTRL[3:0]0011, Triangle Frequency = 24kHz, Spread Spectrum Range should be 25% (336kHz~432kHz)



## 7.4.3.2 Channel to Channel Phase Shift

This device supports channel to channel 180-degree PWM phase shift to minimize the EMI.

### 7.4.3.3 Multi-Devices PWM Phase Synchronization

This device supports up to 4 phases selection for the multi devices application system. For example, when a system integrated 4 pieces of TAS5805M devices, user can select phase 0/1/2/3 for each device with register PHASE\_CTRL (0x6A), which means there is a 45-degree phase shift between each device to minimize the EMI.

Recommend to do the Phase Synchronization with I<sup>2</sup>S clock during the Startup Phase:

- 1. Halt I<sup>2</sup>S clock.
- Configure each device phase selection and enable the phase synchronization. For example: Register 0x6A = 0x03 for device 0; Register 0x6A = 0x07 for device 1; Register 0x6A = 0x0B for device 2; Register 0x6A = 0x0F for device 3. There should be a 45-degree PWM phase shift between each device to minimize the EMI.
- 3. Configure each device into Hi-Z mode.
- 4. Provide I<sup>2</sup>S to each device. Phase synchronization for all 4 devices will be automatically done by internal sequence.
- 5. Initialize the DSP code. (This step can be skipped if only need to do the PWM Phase Synchronization).
- 6. Device to Device PWM phase shift should be fixed with 45 degree.

### 7.4.4 Thermal Foldback

The Thermal Foldback (TFB), is designed to protect TAS5805M from excessive die temperature increases, in case the device operates beyond the recommended temperature/power limit, or with a weaker thermal system design than recommended. It allows the TAS5805M to play as loud as possible without triggering unexpected thermal shutdown. When the die temperature triggers the over-temperature warning (OTW) level (135C typ), an internal AGL (Automatic Gain Limiter) will reduce the digital gain automatically. Once the die temperature drops below the OTW, the device's digital gain gradually returns to the former setting. Both the attenuation gain and adjustable rate are programmable. The TFB gain regulation speed (attack rate and release rate) settings are the same as a regular AGL, which is also configurable with TAS5805M App in PurePathTM Console3.

#### 7.4.5 Device State Control

TAS5805M has 5 states with different power dissipation which listed in the *Electrical Characteristics* Table.

• Shutdown Mode. With PDN pin pull down to GND. All internal LDOs (1.5V for digital core, 5V for analog) are disabled, all registers will be cleared to default value.

#### Note

Exit from Shutdown Mode and re-enter into Play mode, need reload all register configurations (which generated by PurePath Console3) again.

 Deep Sleep Mode. Register 0x03h -D[1:0]=00, device stays in Deep Sleep Mode. In this mode, I2C block and 1.5V LDO for digital core still working, but internal 5V LDO (For AVDD and MOSFET gate driver) is disabled for low power dissipation. This mode can be used to extend the battery life in some portable speaker applications. If the host processor stops playing audio for a long time, TAS5805M can be set to Deep Sleep Mode to minimize power dissipation until host processor starts playing audio again. Unlike the Shutdown Mode (Pulling PDN Low), entering or exiting Deep Sleep Mode, the DSP keeps active.



## Note

As in Deep Sleep Mode, the internal 5V LDO (For AVDD and internal MOSFET gate driver) is disabled. Exit from Deep Sleep Mode (Register 0x03h - D[1:0]=00) and re-enter into Play mode (Register 0x03h - D[1:0]=11), Below sequence is required for internal Finite-state machine fast setting (Take TAS5805M I<sup>2</sup>C device address = 0x58 as example).

- w 58 00 00 #Go to page 0
- w 58 7f 00 #Change the book to 0x00
- w 58 03 02 #Change the device into Hiz Mode
- w 58 03 00 #Change the device into Deep Sleep Mode
- w 58 00 00 #Go to page 0
- w 58 7f 00 #Change the book to 0x00
- w 58 03 02 #Change the device into Hiz Mode
- w 58 03 03 #Change the device into Play Mode
- Sleep Mode. Register 0x03h -D[1:0]=01, device stays in Sleep Mode. In this mode, I2 C block, Digital core, DSP Memory, 5V Analog LDO are stilling working. Unlike the Shutdown Mode (Pull PDN Low), enter or exit Sleep Mode, DSP is kept active. Exit from this mode and re-enter into play mode, only need to set Register 0x03h -D[1:0]=11.
- Output Hiz Mode. Register 0x03h -D[1:0]=10, device stays in Hiz Mode. In this mode, only output driver is set to be Hi-Z state, all other block operate normally. Exit from this mode and re-enter into play mode, only need to set Register 0x03h -D[1:0]=11.
- Play Mode. Register 0x03h -D[1:0]=11, device stays in Play Mode.


### 7.4.6 Device Modulation

TAS5805M has 3 modulation schemes: BD Modulation, 1SPW modulation and Hybrid modulation. Select modulation schemes for TAS5805M with Register 0x02 [1:0]-DAMP\_MOD.

#### 7.4.6.1 BD Modulation

This is a modulation scheme that allows operation without the classic LC reconstruction filter when the amp is driving an inductive load with short speaker wires. Each output is switching from 0 volts to the supply voltage. The OUTPx and OUTNx are in phase with each other with no input so that there is little or no current in the speaker. The duty cycle of OUTPx is greater than 50% and OUTNx is less than 50% for positive output voltages. The duty cycle of OUTPx is less than 50% and OUTNx is greater than 50% for negative output voltages. The duty cycle of OUTPx is less than 50% and OUTNx is greater than 50% for negative output voltages. The voltage across the load sits at 0 V throughout most of the switching period, reducing the switching current, which reduces any  $I^2R$  losses in the load.






#### 7.4.6.2 1SPW Modulation

The 1SPW mode alters the normal modulation scheme in order to achieve higher efficiency with a slight penalty in THD degradation and more attention required in the output filter selection. In Low Idle Current mode the outputs operate at ~14% modulation during idle conditions. When an audio signal is applied one output will decrease and one will increase. The decreasing output signal will quickly rail to GND at which point all the audio modulation takes place through the rising output. The result is that only one output is switching during a majority of the audio cycle. Efficiency is improved in this mode due to the reduction of switching losses.





## 図 7-9. 1SPW Mode Modulation

### 7.4.6.3 Hybrid Modulation

Hybrid Modulation is designed to minimized power loss without compromising the THD+N performance, and is optimized for battery-powered applications. With Hybrid modulation enabled, device detects the input signal level and adjust PWM duty cycle dynamically based on PVDD. Hybrid modulation achieves ultra low idle current and maintains the same audio performance level as the BD Modulation. In order to minimize the power dissipation, low switching frequency (For example, Fsw = 384 kHz) with proper LC filter (15  $\mu$ H + 0.68  $\mu$ F or 22  $\mu$ H + 0.68  $\mu$ F) is recommended.



### Note

1) With Hybrid Modulation, users need to input the system's PVDD value via device development App.

2) With Hybrid Modulation, Change device state from Deep Sleep Mode to Play Mode, specific sequence is required:

- 1. Set device's PWM Modulation to BD or 1SPW mode via Register (Book0/Page0/Register0x02h, Bit [1:0]).
- 2. Set device to Hi-Z state via Register (Book0/Page0/Register0x03h, Bit [1:0]).
- 3. Delay 2ms.
- 4. Set device's PWM Modulation to Hybrid mode via Register (Book0/Page0/Register0x02h, Bit [1:0]).
- 5. Delay 15ms.
- 6. Set device to Play state via Register (Book0/Page0/Register0x03h, Bit [1:0]).

## 7.5 Programming and Control

### 7.5.1 I<sup>2</sup> C Serial Communication Bus

The device has a bidirectional serial control interface that is compatible with the Inter IC ( $I^2$ )C bus protocol and supports 100 and 400-kHz data transfer rates for random and sequential write and read operations as a slave device. Because the TAS5805M register map and DSP memory spans multiple pages, users should change from page to page before writing individual registes or DSP memory. Changing from page to page is accomplished by writing to register 0 on each page. Its register value selects the page address, from 0 to 255.

#### 7.5.2 Slave Address

The TAS5805M device has 7 bits for the slave address. The first five bits (MSBs) of the slave address are factory preset to 01011(0x5x). The next two bits of address byte are the device select bits which can be user-defined by ADR pin in  $\frac{1}{2}$  7-5.

ADR PIN Configuration			MSBs	User Define	LSB			
4.7k Ω to DVDD	0	1	0	1	1	0	0	R/ ₩
15kΩ to DVDD	0	1	0	1	1	0	1	R/ W
47kΩ to DVDD	0	1	0	1	1	1	0	R/ W
120kΩ to DVDD	0	1	0	1	1	1	1	R/ W

### 表 7-5. I<sup>2</sup> C Slave Address Configuration

#### 7.5.2.1 Random Write

As shown in  $\boxtimes$  7-10, a single-byte data-write transfer begins with the master device transmitting a start condition followed by the I<sup>2</sup>C device address and the read/write bit. The read/write bit determines the direction of the data transfer. For a write data transfer, the read/write bit is a 0. After receiving the correct I<sup>2</sup>C device address and the read/write bit, the device responds with an acknowledge bit. Next, the master transmits the address byte corresponding to the internal memory address being accessed. After receiving the data byte, the device again responds with an acknowledge bit. Next, the master device transmits the data byte to be written to the memory address being accessed. After receiving the data byte to be written to the memory address being accessed. After receiving the data byte, the device again responds with an acknowledge bit. Finally, the master device transmits a stop condition to complete the single-byte data-write transfer.




図 7-10. Random Write Transfer



## 7.5.2.2 Sequential Write

A sequential data-write transfer is identical to a single-byte data-write transfer except that multiple data bytes are transmitted by the master to the device as shown in  $\boxtimes$  7-11. After receiving each data byte, the device responds with an acknowledge bit and the l<sup>2</sup> subaddress is automatically incremented by one.





図 7-11. Sequential Write Transfer

### 7.5.2.3 Random Read

As shown in  $\boxtimes$  7-12, a single-byte data-read transfer begins with the master device transmitting a start condition followed by the I<sup>2</sup>C device address and the read/write bit. For the data-read transfer, both a write followed by a read are actually done. Initially, a write is done to transfer the address byte of the internal memory address to be read. As a result, the read/write bit is a 0. After receiving the address and the read/write bit, the device responds with an acknowledge bit. In addition, after sending the internal memory address byte, the master device transmits another start condition followed by the address and the read/write bit again. This time the read/write bit is a 1, indicating a read transfer. After receiving the address and the read/write bit, the device again responds with an acknowledge bit. Next, the device transmits the data byte from the memory address being read. After receiving the data byte, the master device transmits a not-acknowledge followed by a stop condition to complete the single-byte data-read transfer.



☑ 7-12. Random Read Transfer



## 7.5.2.4 Sequential Read

A sequential data-read transfer is identical to a single-byte data-read transfer except that multiple data bytes are transmitted by the device to the master device as shown in  $\mathbb{Z}$  7-13. Except for the last data byte, the master device responds with an acknowledge bit after receiving each data byte and automatically increments the I<sup>2</sup>C sub address by one. After receiving the last data byte, the master device transmits a not-acknowledge followed by a stop condition to complete the transfer.




図 7-13. Sequential Read Transfer

### 7.5.2.5 DSP Memory Book, Page and BQ Coefficients Update

The TAS5805M device supports the I<sup>2</sup>C serial bus and the data transmission protocol for standard and fast mode as a slave device.

The DSP memory is arranged in books, pages, and registers. Each book has several pages and each page has several registers.

Because the TAS5805M register map spans several books and pages, the user must select the correct book and page before writing individual register bits or bytes.

To change the book, the user must be on page 0x00. In register 0x7f on page 0x00 you can change the book. On page 0x00 of each book, register 0x7f is used to change the book. Register 0x00 of each page is used to change the page. To change a book first write 0x00 to register 0x00 to switch to page 0 then write the book number to register 0x7f on page 0. To change between pages in a book, simply write the page number to register 0x00.

All the Biquad Filters coefficients are addressed in Book 0xAA. The five coefficients of every Biquad Filter should be written entirely and sequentially from the lowest address to the highest .

All DSP/Audio Process Flow Related Register are listed in Application Note, TAS5805M Process Flows

#### 7.5.2.6 Example Use

Example 1, The following is a sample script for configuring a device on I2C slave address 0x58 and set the device switching frequency to 768kHz with Class D loop bandwidth to 175kHz, BD Modulation:

w 58 00 00 #Go to Page0

- w 58 7f 00 #Change the Book to 0x00
- w 58 00 00 #Go to Page 0x00

w 58 02 00 #Set switching frequency to 768kHz with BD Modulation

w 58 53 60 #Set Class D Loop Bandwidth to 175kHz

Example 2, The following is a sample script for configuring a device on I2C slave address 0x58 and using the DSP host memory to change the digital volume to the default value of 0dB:

w 58 00 00 #Go to Page 0

w 58 7f 8c #Change the Book to 0x8C

w 58 00 2a #Go to Page 0x2a

w 58 24 00 80 00 00 #change digital volume to 0dB



## 7.5.2.7 Checksum

This device supports two different check sum schemes, a cyclic redundancy check (CRC) checksum and an Exclusive (XOR) checksum. Register reads do not change checksum, but writes to even nonexistent registers will change the checksum. Both checksums are 8-bit checksums and both are available together simultaneously. The checksums can be reset by writing a starting value (eg. 0x 00 00 00 00) to their respective 4-byte register locations.

### 7.5.2.7.1 Cyclic Redundancy Check (CRC) Checksum

The 8-bit CRC checksum used is the 0x7 polynomial (CRC-8-CCITT I.432.1; ATM HEC, ISDN HEC and cell delineation, (1 + x1 + x2 + x8)). A major advantage of the CRC checksum is that it is input order sensitive. The CRC supports all I<sup>2</sup>C transactions, excluding book and page switching. The CRC checksum is read from register 0x7E on page0 of any book (B\_x, Page\_0, Reg\_126). The CRC checksum can be reset by writing 0x00 to the same register locations where the CRC checksum is valid.

#### 7.5.2.7.2 Exclusive or (XOR) Checksum

The Xor checksum is a simpler checksum scheme. It performs sequential XOR of each register byte write with the previous 8-bit checksum register value. XOR supports only Book 0x8C, and excludes page switching and all registers in Page 0x00 of Book 0x8C. XOR checksum is read from location register 0x7D on page 0x00 of book 0x8C (B\_140, Page\_0, Reg\_125). The XOR Checksum can be reset by writing 0x00 to the same register location where it is read.




#### 7.5.3 Control via Software

- Startup Procedures
- Shutdown Procedures

### 7.5.3.1 Startup Procedures


- 1. Configure ADR/ FAULT pin with proper settings for I<sup>2</sup>C device address.
- 2. Bring up power supplies (it does not matter if PVDD or DVDD comes up first).
- 3. Once power supplies are stable, bring up PDN to High and wait 5ms at least, then start SCLK, LRCLK.
- 4. Once I<sup>2</sup>S clocks are stable, set the device into HiZ state and enable DSP via the I<sup>2</sup>C control port.
- 5. Wait 5ms at least. Then initialize the DSP Coefficient, then set the device to Play state.
- 6. The device is now in normal operation.



2 7-14. Start-up Sequence

### 7.5.3.2 Shutdown Procedures

- 1. The device is in normal operation.
- 2. Configure the Register 0x03h -D[1:0]= 10 (Hiz) via the I<sup>2</sup>C control port or Pull PDN low.
- 3. Wait at least 6ms (this time depends on the LRCLK rate , digital volume and digital volume ramp down rate).
- 4. Bring down power supplies.
- 5. The device is now fully shut down and powered off.



- Before PVDD/DVDD power down, Class D Output driver needs to be disabled by  $\overline{\text{PDN}}$  or by  $I^2C$ .
- At least 6ms delay needed based on LRCLK (Fs) = 48kHz,Digital volume ramp down update every sample period, decreased by 0.5dB for each update, digital volume =24dB. Change the value of register 0x4C and 0x4E or change the LRCLK rate, the delay changes.





### 7.5.3.3 Protection and Monitoring

### 7.5.3.3.1 Overcurrent Shutdown (OCSD)

Under severe short-circuit event, such as a short to PVDD or ground, the device uses a peak-current detector, and the affected channel shuts down in < 100 ns if the peak current are big enough. The shutdown speed depends on a number of factors, such as the impedance of the short circuit, supply voltage, and switching frequency. The user may restart the affected channel via  $I^2C$ . An OCSD event activates the fault pin, and the  $I^2C$  fault register saves a record. If the supply or ground short is strong enough to exceed the peak current threshold but not severe enough to trigger the OSCD, the peak current limiter prevents excess current from damaging the output FETs, and operation returns to normal after the short is removed.

#### 7.5.3.3.2 Speaker DC Protection

If the device measures a >1.9 V (Typical) DC offset and continue more than 570 ms (typical) on the output stage, the ADR/ FAULT line will be pulled low and set the OUTxx outputs to Hi-Z state to protect speaker, signifying a fault in Register 0x70 in Book0/Page0. This fault report bit in Register 0x70 keeps 1 and device keeps in Hi-Z mode unless clear it by Register 0x78 in Book0/Page0 manually.

#### 7.5.3.3.3 Device Over Temperature Protection

Once the die temperature exceed 160°C (Typical), device will set the output driver from Play mode to Hi-Z Mode. Over temperature shutdown fault reported by Register 0x72 in Book0/Page0. Set this fault's behavior to Autorecovery mode, device will come back to play mode automatically once the die temperature drop down to 150°C or device needs re-enter into play mode by clearing fault with Register 0x78 in Book0/Page0.

#### 7.5.3.3.4 Device Over Voltage/Under Voltage Protection

#### 7.5.3.3.4.1 Over Voltage Protection

Once the PVDD voltage exceed the OVE<sub>THRES(PVDD)</sub> (28.1 V Typical), device will set the output driver from Play mode to Hi-Z mode. Over voltage fault reported by Regoster 0x71 in Book0/Page0. Once PVDD drop below 27.5 V (Typical), device will come back to Play mode. But this bit still keeps 1 unless clear it by Registerr 0x78 in Book0/Page0 manually.

#### 7.5.3.3.4.2 Under Voltage Protection

Once the PVDD voltage drop below the UVE<sub>THRES(PVDD)</sub> (4 V Typical), device will set the output driver from Play mode to Hi-Z mode. Under voltage fault reported by Register 0x71 in Book0/Page0. Once PVDD rise above 4.25 V (Typical), device will come back to Play mode. But this bit still keeps 1 unless clear it by Register 0x78 in Book0/Page0 manually.

#### 7.5.3.3.5 Clock Fault

Once there has any Clock error occurs (Clock Halt, SCLK/LRCLK Ratio Error, PII unlock, FS error), Register 0x37 and Register 0x39 monitor these errors and real-time report with details, device will enter into Hi-Z mode. Clock Fault reported in Register 0x71 in Book0/Page0. Once the clock error been removed, device will come back to play mode automatically. But this bit still keeps 1 unless clear it by Register 0x78 in Book0/Page0 manually.

# 7.6 Register Maps

## 7.6.1 CONTROL PORT Registers

7-6 lists the memory-mapped registers for the CONTROL PORT. All register offset addresses not listed in 7-6 should be considered as reserved locations and the register contents should not be modified.

表 7-6. CONTROL PORT Registers									
Offset	Acronym	Register Name	Section						
1h	RESET_CTRL	Register 1	Go						
2h	DEVICE_CTRL_1	Register 2	Go						
3h	DEVICE_CTRL_2	Register 3	Go						
Fh	I2C_PAGE_AUTO_INC	Register 15	Go						
28h	SIG_CH_CTRL	Register 40	Go						
29h	CLOCK_DET_CTRL	Register 41	Go						
30h	SDOUT_SEL	Register 48	Go						
31h	I2S_CTRL	Register 49	Go						
33h	SAP_CTRL1	Register 51	Go						
34h	SAP_CTRL2	Register 52	Go						
35h	SAP_CTRL3	Register 53	Go						
37h	FS_MON	Register 55	Go						
38h	BCK_MON	Register 56	Go						
39h	CLKDET_STATUS	Register 57	Go						
4Ch	DIG_VOL_CTRL	Register 76	Go						
4Eh	DIG_VOL_CTRL2	Register 78	Go						
4Fh	DIG_VOL_CTRL3	Register 79	Go						
50h	AUTO_MUTE_CTRL	Register 80	Go						
51h	AUTO_MUTE_TIME	Register 81	Go						
53h	ANA_CTRL	Register 83	Go						
54h	AGAIN	Register 84	Go						
5Ch	BQ_WR_CTRL1	Register 92	Go						
5Dh	DAC_CTRL	Register 93	Go						
60h	ADR_PIN_CTRL	Register 96	Go						
61h	ADR_PIN_CONFIG	Register 97	Go						
66h	DSP_MISC	Register 102	Go						
67h	DIE_ID	Register 103	Go						
68h	POWER_STATE	Register 104	Go						
69h	AUTOMUTE_STATE	Register 105	Go						
6Ah	PHASE_CTRL	Register 106	Go						
6Bh	SS_CTRL0	Register 107	Go						
6Ch	SS_CTRL1	Register 108	Go						
6Dh	SS_CTRL2	Register 109	Go						
6Eh	SS_CTRL3	Register 110	Go						
6Fh	SS_CTRL4	Register 111	Go						
70h	CHAN_FAULT	Register 112	Go						
71h	GLOBAL_FAULT1	Register 113	Go						
72h	GLOBAL_FAULT2	Register 114	Go						
73h	OT WARNING	Register 115	Go						
74h	PIN_CONTROL1	Register 116	Go						





		表 7-6. CONTROL PORT Registers (continued)	
Offset	Acronym	Register Name	Section
75h	PIN_CONTROL2	Register 117	Go
76h	MISC_CONTROL	Register 118	Go
78h	FAULT_CLEAR	Register 120	Go

Complex bit access types are encoded to fit into small table cells.  $\pm$  7-7 shows the codes that are used for access types in this section.

Access Type	Code	Description						
Read Type								
R	R	Read						
Write Type								
W	W	Write						
Reset or Default	Value							
-n		Value after reset or the default value						

## 表 7-7. CONTROL PORT Access Type Codes



## 7.6.1.1 RESET\_CTRL Register (Offset = 1h) [reset = 0x00]

RESET\_CTRL is shown in  $\boxtimes$  7-12 and described in  $\cancel{5}$  7-8.

Return to Summary Table.

図 7-12. RESET_CTRL Register										
7	6	5	4	3	2	1	0			
	RESERVED		RST_MOD		RESERVED		RST_REG			
R/W			W		R		W			

Bit	Field	Туре	Reset	Description
7-5	RESERVED	R/W	000	This bit is reserved
4	RST_MOD	W	0	WRITE CLEAR BIT Reset Modules WRITE CLEAR BIT Reset full digital core This bit resets full digital signal chain (Include DSP and Control Port Registers). Since the DSP is also reset, the coeffient RAM content will also be cleared by the DSP. 0: Normal 1: Reset modules
3-1	RESERVED	R	000	This bit is reserved
0	RST_CONTROL_REG	W	0	WRITE CLEAR BIT Reset Registers This bit resets the control port registers back to their initial values. The RAM content is not cleared. 0: Normal 1: Reset control port registers

### 表 7-8. RESET\_CTRL Register Field Descriptions



## 7.6.1.2 DEVICE\_CTRL\_1 Register (Offset = 2h) [reset = 0x00]

DEVICE\_CTRL\_1 is shown in 図 7-13 and described in 表 7-9.

Return to Summary Table.

### ☑ 7-13. DEVICE\_CTRL\_1 Register

7	6	5	4	3	2	1	0
RESERVED	FSW_SEL		RESERVED	DAMP_PBTL	DAMP_MOD		
R/W	R/W			R/W	R/W	R/V	V

### 表 7-9. DEVICE\_CTRL\_1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	RESERVED	R/W	0	This bit is reserved
6-4	FSW_SEL	R/W	000	SELECT FSW 000:768K 001:384K 011:480K 100:576K 010:Reserved 101:Reserved 110:Reserved 111:Reserved
3	RESERVED	R/W	0	This bit is reserved
2	DAMP_PBTL	R/W	0	0: SET DAMP TO BTL MODE 1: SET DAMP TO PBTL MODE
1-0	DAMP_MOD	R/W	00	00:BD MODE 01:1SPW MODE 10:HYBRID MODE



## 7.6.1.3 DEVICE\_CTRL\_2 Register (Offset = 3h) [reset = 0x10]

DEVICE\_CTRL\_2 is shown in  $\boxtimes$  7-14 and described in  $\cancel{5}$  7-10.

Return to Summary Table.

図 7-14. DEVICE_CTRL_2 Register										
7	6	5	4	3	2	1	0			
RESERVED			DIS_DSP	MUTE	RESERVED	CTRL_STATE				
	R/W		R/W	R/W	R/W	R/	W			

表 7-10. DEVICE_CTRL_2 Register Field Descriptions
---

Bit	Field	Туре	Reset	Description
7-5	RESERVED	R/W	000	This bit is reserved
4	DIS_DSP	R/W	1	DSP reset When the bit is made 0, DSP will start powering up and send out data. This needs to be made 0 only after all the input clocks are settled so that DMA channels do not go out of sync. 0: Normal operation 1: Reset the DSP
3	MUTE	R/W	0	Mute Both Left /Right Channel This bit issues soft mute request for the left/right channel. The volume will be smoothly ramped down/up to avoid pop/click noise. 0: Normal volume 1: Mute
2	RESERVED	R/W	0	This bit is reserved
1-0	CTRL_STATE	R/W	00	Device state control register 00: Deep Sleep 01: Sleep 10: Hi-Z, 11: PLAY

## 7.6.1.4 I2C\_PAGE\_AUTO\_INC Register (Offset = Fh) [reset = 0x00]

I2C\_PAGE\_AUTO\_INC is shown in 図 7-15 and described in 表 7-11.

Return to Summary Table.

図 7-15. I2C_PAGE_AUTO_INC Register										
7	6	5	4	3	2	1	0			
	RESE	RVED		PAGE_AUTOIN C_REG	RESERVED					
	R	W		R/W		R/W				

### 表 7-11. I2C\_PAGE\_AUTO\_INC Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	RESERVED	R/W	0000	This bit is reserved
3	PAGE_AUTOINC_REG	R/W	0	Page auto increment disable Disable page auto increment mode. for non -zero books. When end of page is reached it goes back to 8th address location of next page when this bit is 0. When this bit is 1 it goes to 0 th location of current page itself like in older part. 0: Enable Page auto increment 1: Disable Page auto increment
2-0	RESERVED	R/W	000	This bit is reserved

### 7.6.1.5 SIG\_CH\_CTRL Register (Offset = 28h) [reset = 0x00]

SIG\_CH\_CTRL is shown in 図 7-16 and described in 表 7-12.

Return to Summary Table.

図 7-16.	SIG	СН	CTRL	Register

7	6	5	4	3	2	1	0
	BCK_RATIO_	CONFIGURE			FS_N	IODE	
R/W					R	/W	

Bit	Field	Туре	Reset	Description
7-4	BCK_RATIO_CONFIGUR E	R/W	0000	These bits indicate the configured BCK ratio, the number of BCK clocks in one audio frame. 0011: 32FS 0101: 64FS 0111: 128FS 1001: 256FS 1011: 512FS
3-0	FS_MODE	R/W	0000	FS Speed Mode These bits select the FS operation mode, which must be set according to the current audio sampling rate. 0000: Auto detection 0010: 8KHz 0100: 16KHz 0110: 32KHz 1000: 44.1KHz 1001: 48KHz 1011: 88.2KHz 1011: 96KHz Others Reserved

## 表 7-12. SIG\_CH\_CTRL Register Field Descriptions



## 7.6.1.6 CLOCK\_DET\_CTRL Register (Offset = 29h) [reset = 0x00]

CLOCK\_DET\_CTRL is shown in 図 7-17 and described in 表 7-13.

Return to Summary Table.

	A 7-17. CLOCK_DEI_CIKL Register									
7	6	5	4	3	2	1	0			
RESERVED	DIS_DET_PLL	DIS_DET_BCL K_RANGE	DIS_DET_FS	DIS_DET_BCL K	DIS_DET_MISS	RESERVED	RESERVED			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			

図 7 47 CLOCK DET CTDL Deviator

#### Bit Field Туре Reset Description RESERVED R/W 7 0 This bit is reserved 6 DIS DET PLL R/W 0 Ignore PLL overate Detection This bit controls whether to ignore the PLL overrate detection. The PLL must be slow than 150MHz or an error will be reported. When ignored, a PLL overrate error will not cause a clock error. 0: Regard PLL overrate detection 1: Ignore PLL overrate detection DIS DET BCLK RANGE R/W 0 5 Ignore BCK Range Detection This bit controls whether to ignore the BCK range detection. The BCK must be stable between 256KHz and 50MHz or an error will be reported. When ignored, a BCK range error will not cause a clock error. 0: Regard BCK Range detection 1: Ignore BCK Range detection 4 DIS DET FS R/W 0 Ignore FS Error Detection This bit controls whether to ignore the FS Error detection. When ignored, FS error will not cause a clock error.But CLKDET\_STATUS will report fs error. 0: Regard FS detection 1: Ignore FS detection 3 DIS\_DET\_BCLK R/W 0 Ignore BCK Detection This bit controls whether to ignore the BCK detection against LRCK. The BCK must be stable between 32FS and 512FS inclusive or an error will be reported. When ignored, a BCK error will not cause a clock error. 0: Regard BCK detection 1: Ignore BCK detection

Ignore BCK Missing Detection

0: Regard BCK missing detection 1: Ignore BCK missing detection

This bit is reserved

This bit is reserved

This bit controls whether to ignore the BCK missing detection. When

ignored an BCK missing will not cause a clock error.

#### 表 7-13. CLOCK\_DET\_CTRL Register Field Descriptions

DIS DET MISS

RESERVED

RESERVED

R/W

R/W

R/W

0

0

0

2

1

0



## 7.6.1.7 SDOUT\_SEL Register (Offset = 30h) [reset = 0h]

SDOUT\_SEL is shown in  $\boxtimes$  7-18 and described in  $\cancel{a}$  7-14.

Return to Summary Table.

## ☑ 7-18. SDOUT\_SEL Register

7	6	5	4	3	2	1	0
	RESERVED						

Bit	Field	Туре	Reset	Description
7-1	RESERVED		0 This bit is reserved	
0	SDOUT_SEL	R		SDOUT Select. This bit selects what is being output as SDOUT pin. 0: SDOUT is the DSP output (post-processing) 1: SDOUT is the DSP input (pre-processing)

## 表 7-14. SDOUT\_SEL Register Field Descriptions



## 7.6.1.8 I2S\_CTRL Register (Offset = 31h) [reset = 0x00]

I2S\_CTRL is shown in 図 7-19 and described in 表 7-15.

Return to Summary Table.

	図 7-19. I2S_CTRL Register									
7	6	5	4	3	2	1	0			
RES	ERVED	BCK_INV	RESE	RVED	RESEF	RVED	RESERVED			
F	R/W	R/W	R/W	R	R		R/W			

	表 7-15. I2S_CTRL Register Field Descriptions								
Bit	Field	Туре	Reset	Description					
7-6	RESERVED	R/W	00	This bit is reserved					
5	BCK_INV	R/W	0	BCK Polarity This bit sets the inverted BCK mode. In inverted BCK mode, the DAC assumes that the LRCK and DIN edges are aligned to the rising edge of the BCK. Normally they are assumed to be aligned to the falling edge of the BCK. 0: Normal BCK mode 1: Inverted BCK mode					
4-0	RESERVED	R/W	00000	This bit is reserved					

## 表 7-15. I2S\_CTRL Register Field Descriptions



## 7.6.1.9 SAP\_CTRL1 Register (Offset = 33h) [reset = 0x02]

SAP\_CTRL1 is shown in  $\boxtimes$  7-20 and described in  $\cancel{a}$  7-16.

Return to Summary Table.

図 7-20. SAP_CTRL1 Register											
7	6	5	4	3	2	1	0				
I2S_SHIFT_MS B	RESERVED	DATA_FORMAT		I2S_LRCL	K_PULSE	WORD_I	LENGTH				
R/W	R/W	R	R/W		R/W		W				

Bit	Field	Туре	Reset	Description
7	I2S_SHIFT_MSB	R/W	0	I2S Shift MSB
6	RESERVED	R/W	0	This bit is reserved
5-4	DATA_FORMAT	R/W	00	I2S Data Format These bits control both input and output audio interface formats for DAC operation. 00: I2S 01: TDM/DSP 10: RTJ 11: LTJ
3-2	I2S_LRCLK_PULSE	R/W	00	01: Irclk pulse < 8 SCLK. If the high width of LRCLK/FS in TDM/DSP mode is less than 8 cycles of SCK, these two bits need set to 01.
1-0	WORD_LENGTH	R/W	10	I2S Word Length These bits control both input and output audio interface sample word lengths for DAC operation. 00: 16 bits 01: 20 bits 10: 24 bits 11: 32 bits

## 7.6.1.10 SAP\_CTRL2 Register (Offset = 34h) [reset = 0x00]

SAP\_CTRL2 is shown in 図 7-21 and described in 表 7-17.

Return to Summary Table.

### 図 7-21. SAP\_CTRL2 Register

7	6	5	4	3	2	1	0
			125_5	SHIFT			
			R	/W			

### 表 7-17. SAP\_CTRL2 Register Field Descriptions

Bit	Field	Туре	Reset	Description		
7-0	I2S_SHIFT	R/W	0000000	I2S Shift LSB These bits control the offset of audio data in the audio frame for both input and output. The offset is defined as the number of BCK from the starting (MSB) of audio frame to the starting of the desired audio sample. 000000000: offset = 0 BCK (no offset) 000000001: offset = 1 BCK 000000010: offset = 2 BCKs and 111111111: offset = 512 BCKs		



## 7.6.1.11 SAP\_CTRL3 Register (Offset = 35h) [reset = 0x11]

SAP\_CTRL3 is shown in  $\boxtimes$  7-22 and described in  $\cancel{k}$  7-18.

Return to Summary Table.

図 7-22. SAP_CTRL3 Register							
7	6	5	4	3	2	1	0
RESE	RESERVED LEFT_DAC_DPATH		RESERVED		RIGHT_DAC_DPATH		
R/W		R/W		R/W		R/W	

	衣	1-10. SAP_	CIRL3 Re	gister Field Descriptions
Bit	Field	Туре	Reset	Description
7-6	RESERVED	R/W	00	This bit is reserved
5-4	LEFT_DAC_DPATH	R/W	01	Left DAC Data Path. These bits control the left channel audio data path connection. 00: Zero data (mute) 01: Left channel data 10: Right channel data 11: Reserved (do not set)
3-2	RESERVED	R/W	00	This bit is reserved
1-0	RIGHT_DAC_DPATH	R/W	01	Right DAC Data Path. These bits control the right channel audio data path connection. 00: Zero data (mute) 01: Right channel data 10: Left channel data 11: Reserved (do not set)

### 表 7-18. SAP\_CTRL3 Register Field Descriptions



## 7.6.1.12 FS\_MON Register (Offset = 37h) [reset = 0x00]

FS\_MON is shown in 図 7-23 and described in 表 7-19.

Return to Summary Table.

			図 7-23. FS_M	MON Register			
7	6	5	4	3	2	1	0
F	RESERVED BCLK_RATIO_HIGH		FS				
	R/W	I	۲		F	२	

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R/W	00	This bit is reserved
5-4	BCLK_RATIO_HIGH	R	00	2 msbs of detected BCK ratio
3-0	FS	R	0000	These bits indicate the currently detected audio sampling rate. 0000: FS Error 0010: 8KHz 0100: 16KHz 0110: 32KHz 1000: Reserved 1001: 48KHz 1011: 96KHz Others Reserved

#### 表 7-19. FS\_MON Register Field Descriptions

### 7.6.1.13 BCK\_MON Register (Offset = 38h) [reset = 0x00]

BCK\_MON is shown in  $\boxtimes$  7-24 and described in  $\cancel{k}$  7-20.

Return to Summary Table.

#### 2 7-24. BCK MON Register

			_				
7	6	5	4	3	2	1	0
			BCLK_RA	TIO_LOW			
			I	R			

Bit	Field	Туре	Reset	Description
7-0	BCLK_RATIO_LOW	R	00000000	These bits indicate the currently detected BCK ratio, the number of
				BCK clocks in one audio frame.
				BCK = 32 FS~512 FS



## 7.6.1.14 CLKDET\_STATUS Register (Offset = 39h) [reset = 0x00]

CLKDET\_STATUS is shown in ☑ 7-25 and described in 表 7-21.

Return to Summary Table.

7	6	5	4	3	2	1	0		
RESERVED			DET_STATUS						
R/W				F	۲				

表 7-21. CLKDET_STATUS Register Field Descriptions
---

Bit	Field	Туре	Reset	Description			
7-6	RESERVED	R/W	00	This bit is reserved			
5	DET_STATUS	R	0	This bit indicates whether the BCLK is overrate or underrate			
4	DET_STATUS	R	0	This bit indicates whether the PLL is overrate			
3	DET_STATUS	R	0	This bit indicates whether the PLL is locked or not. The PLL will be reported as unlocked when it is disabled.			
2	DET_STATUS	R	0	This bit indicates whether the BCK is missing or not.			
1	DET_STATUS	R	0	This bit indicates whether the BCK is valid or not. The BCK ratio must be stable and in the range of 32-512FS to be valid.			
0	DET_STATUS	R	0	In auto detection mode(reg_fsmode=0),this bit indicated whether the audio sampling rate is valid or not. In non auto detection mode(reg_fsmode!=0), Fs error indicates that configured fs is different with detected fs. Even FS Error Detection Ignore is set, this flag will be also asserted.			

### 7.6.1.15 DIG\_VOL\_CTL Register (Offset = 4Ch) [reset = 30h]

DIG\_VOL\_CTL is shown in  $\boxtimes$  7-26 and described in  $\cancel{k}$  7-22.

Return to Summary Table.

### ☑ 7-26. DIG\_VOL\_CTL Register

7	6	5	4	3	2	1	0		
PGA									
	R/W								

#### 表 7-22. DIG\_VOL\_CTR Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	PGA	R/W	00110000	Digital Volume These bits control both left and right channel digital volume. The digital volume is 24 dB to -103 dB in -0.5 dB step. 00000000: +24.0 dB 00000001: +23.5 dB  and 00101111: +0.5 dB 00110000: 0.0 dB 00110001: -0.5 dB  11111110: -103 dB 11111111: Mute

Copyright © 2022 Texas Instruments Incorporated

## 7.6.1.16 DIG\_VOL\_CTRL2 Register (Offset = 4Eh) [reset = 0x33]

DIG\_VOL\_CTRL2 is shown in  $\boxtimes$  7-27 and described in  $\cancel{5}$  7-23.

Return to Summary Table.

図 7-27. DIG_VOL_CTRL2 Register										
7	6	5	4	3	2	1	0			
PGA_RAMP_DOWN_SPEED		PGA_RAMP_DOWN_STEP		PGA_RAMP_UP_SPEED		PGA_RAMP_UP_STEP				
R/W		R/W		R/W		R/W				

	表 /-23. DIG_VOL_CIRL2 Register Field Descriptions								
Bit	Field	Туре	Reset	Description					
7-6	PGA_RAMP_DOWN_SPE ED	R/W	00	Digital Volume Normal Ramp Down Frequency These bits control the frequency of the digital volume updates when the volume is ramping down. 00: Update every 1 FS period 01: Update every 2 FS periods 10: Update every 4 FS periods 11: Directly set the volume to zero (Instant mute)					
5-4	PGA_RAMP_DOWN_STE P	R/W	11	Digital Volume Normal Ramp Down Step These bits control the step of the digital volume updates when the volume is ramping down. 00: Decrement by 4 dB for each update 01: Decrement by 2 dB for each update 10: Decrement by 1 dB for each update 11: Decrement by 0.5 dB for each update					
3-2	PGA_RAMP_UP_SPEED	R/W	00	Digital Volume Normal Ramp Up Frequency These bits control the frequency of the digital volume updates when the volume is ramping up. 00: Update every 1 FS period 01: Update every 2 FS periods 10: Update every 4 FS periods 11: Directly restore the volume (Instant unmute)					
1-0	PGA_RAMP_UP_STEP	R/W	11	Digital Volume Normal Ramp Up Step These bits control the step of the digital volume updates when the volume is ramping up. 00: Increment by 4 dB for each updat 01: Increment by 2 dB for each update 10: Increment by 1 dB for each update 11: Increment by 0.5 dB for each update					

## 表 7-23. DIG\_VOL\_CTRL2 Register Field Descriptions



## 7.6.1.17 DIG\_VOL\_CTRL3 Register (Offset = 4Fh) [reset = 0x30]

DIG\_VOL\_CTRL3 is shown in 図 7-28 and described in 表 7-24.

Return to Summary Table.

図 7-28. DIG_VOL_CTRL3 Register										
7	6	5	4	3	2	1	0			
FAST_RAMP_DOWN_SPEED FAST_RAMP_DOWN_STEP		DOWN_STEP	RESERVED							
R/W		R/W		R/W						

Bit	Field	Туре	Reset	Description					
7-6	FAST_RAMP_DOWN_SP EED	R/W	00	Digital Volume Emergency Ramp Down Frequency These bits control the frequency of the digital volume updates when the volume is ramping down due to clock error or power outage, which usually needs faster ramp down compared to normal soft mute. 00: Update every 1 FS period 01: Update every 2 FS periods 10: Update every 4 FS periods 11: Directly set the volume to zero (Instant mute)					
5-4	FAST_RAMP_DOWN_ST EP	R/W	11	Digital Volume Emergency Ramp Down Step These bits control the step of the digital volume updates when the volume is ramping down due to clock error or power outage, which usually needs faster ramp down compared to normal soft mute. 00: Decrement by 4 dB for each update 01: Decrement by 2 dB for each update 10: Decrement by 1 dB for each update 11: Decrement by 0.5 dB for each update					
3-0	RESERVED	R/W	0000	This bit is reserved					

### 表 7-24. DIG\_VOL\_CTRL3 Register Field Descriptions

### 7.6.1.18 AUTO\_MUTE\_CTRL Register (Offset = 50h) [reset = 0x07]

AUTO\_MUTE\_CTRL is shown in  $\boxtimes$  7-29 and described in  $\cancel{5}$  7-25.

Return to Summary Table.

7	6	5	4	3	2	1	0
		RESERVED	REG_AUTO_MUTE_CTRL				
R/W						R/W	

#### 表 7-25. AUTO\_MUTE\_CTRL Register Field Descriptions

		_	_	<b>o</b> 1
Bit	Field	Туре	Reset	Description
7-3	RESERVED	R/W	00000	This bit is reserved
2	REG_AUTO_MUTE_CTR L	R/W	1	<ul><li>0: Auto mute left channel and right channel independently.</li><li>1: Auto mute left and right channels only when both channels are about to be auto muted</li></ul>
1	REG_AUTO_MUTE_CTR L	R/W	1	0: Disable right channel auto mute 1: Enable right channel auto mute
0	REG_AUTO_MUTE_CTR L	R/W	1	0: Disable left channel auto mute 1: Enable left channel auto mute bit2: .

Copyright © 2022 Texas Instruments Incorporated

## 7.6.1.19 AUTO\_MUTE\_TIME Register (Offset = 51h) [reset = 0x00]

AUTO\_MUTE\_TIME is shown in  $\boxtimes$  7-30 and described in  $\cancel{5}$  7-26.

Return to Summary Table.

図 7-30. AUTO	_MUTE	_TIME Register	
--------------	-------	----------------	--

7	6	5	4	3	2	1	0	
RESERVED	AUTOMUTE_TIME_LEFT			RESERVED	AUTOMUTE_TIME_RIGHT			
R/W	R/W		R/W	R/W				

	表 /-26			Register Field Descriptions
Bit	Field	Туре	Reset	Description
7	RESERVED	R/W	0	This bit is reserved
6-4	AUTOMUTE_TIME_LEFT	R/W	000	Auto Mute Time for Left Channel These bits specify the length of consecutive zero samples at left channel before the channel can be auto muted. The times shown are for 96 kHz sampling rate and will scale with other rates. 000: 11.5 ms 001: 53 ms 010: 106.5 ms 100: 0.535 sec 101: 1.065 sec 110: 2.665 sec 111: 5.33 sec
3	RESERVED	R/W	0	This bit is reserved
2-0	AUTOMUTE_TIME_RIGH T	R/W	000	Auto Mute Time for Right Channel These bits specify the length of consecutive zero samples at right channel before the channel can be auto muted. The times shown are for 96 kHz sampling rate and will scale with other rates. 000: 11.5 ms 001: 53 ms 010: 106.5 ms 100: 0.535 sec 101: 1.065 sec 110: 2.665 sec 111: 5.33 sec

### 表 7-26. AUTO\_MUTE\_TIME Register Field Descriptions



## 7.6.1.20 ANA\_CTRL Register (Offset = 53h) [reset = 0x00]

ANA\_CTRL is shown in  $\boxtimes$  7-31 and described in  $\cancel{k}$  7-27.

Return to Summary Table.

	図 7-31. ANA_CTRL Register								
7	6	5	4	3	2	1	0		
	ANA_CTRL								
	R/W								

Bit	Field	Туре	Reset	Description						
7	RESERVED	R/W	0	This bit is reserved						
6-5	ANA_CTRL	R/W	00	Class-D bandwidth control.						
				00: 80kHz;						
				01: 100kHz;						
				10: 120kHz;						
				11: 175kHz.						
				With Fsw=768kHz, 175kHz bandwidth should be selected for high						
				audio performance.						
4-0	RESERVED	R/W	00000	These bits are reserved						

### 表 7-27. ANA\_CTRL Register Field Descriptions



## 7.6.1.21 AGAIN Register (Offset = 54h) [reset = 0x00]

AGAIN is shown in  $\boxtimes$  7-32 and described in  $\cancel{5}$  7-28.

Return to Summary Table.

図 7-32. AGAIN Register										
7	6	5	4	3	2	1	0			
	RESERVED				ANA_GAIN					
R/W					R/W					

Bit	Field	Туре	Reset	Description						
7-5	RESERVED	R/W	000	This bit is reserved						
4-0	ANA_GAIN	R/W	00000	Analog Gain Control , with 0.5dB one step This bit controls the analog gain. 00000: 0 dB (29.5V peak voltage) 00001: -0.5db 11111: -15.5 dB						

#### 表 7-28. AGAIN Register Field Descriptions

### 7.6.1.22 BQ\_WR\_CTRL1 Register (Offset = 5Ch) [reset = 0x00]

BQ\_WR\_CTRL1 is shown in  $\boxtimes$  7-33 and described in  $\cancel{E}$  7-29.

Return to Summary Table.

### 図 7-33. BQ\_WR\_CTRL1 Register

7	6	5	4	3	2	1	0	
RESERVED B								
R/W								

#### 表 7-29. BQ\_WR\_CTRL1 Register Field Descriptions

		· · · ·	—	
Bit	Field	Туре	Reset	Description
7-1	RESERVED	R/W	0000000	This bit is reserved
0	BQ_WR_FIRST_COEF	R/W	0	Indicate the first coefficient of a BQ is starting to write.



## 7.6.1.23 DAC\_CTRL Register (Offset = 5Dh) [reset = 0xF8]

DAC\_CTRL is shown in  $\boxtimes$  7-34 and described in  $\cancel{a}$  7-30.

Return to Summary Table.

図 7-34. DAC_CTRL Register							
7	6	5	4	3	2	1	0
DAC_FREQUE NCY_SEL	DAC_DIT	HER_EN		DAC_DITHER		DAC_CTRL	_DEM_SEL
R/W	R/	W		R/W		R	W

Bit Field Type Reset Description								
Bit	Field	Туре	Reset	Description				
7	DAC_FREQUENCY_SEL	R/W	1	DAC Frequency Select				
				0: 6.144MHz				
				1: 3.072MHz				
6-5	DAC_DITHER_EN	R/W	11	DITHER_EN, 00: disable both stage dither 01: enable main stage dither 10: enable second stage dither 11: enbale both stage dither				
4-2	DAC_DITHER	R/W	110	Dither level 100: -2^-7 101: -2^-8 110: -2^-9 111: -2^-10 000: -2^-13 001: -2^-14 010: -2^-15 011: -2^-16				
1-0	DAC_CTRL_DEM_SEL	R/W	00	00: Enable DEM 11: Disable DEM				

## 表 7-30. DAC\_CTRL Register Field Descriptions

### 7.6.1.24 ADR\_PIN\_CTRL Register (Offset = 60h) [reset = 0h]

ADR\_PIN\_CTRL is shown in  $\boxtimes$  7-35 and described in  $\cancel{k}$  7-31.

Return to Summary Table.

### 図 7-35. ADR\_PIN\_CTRL Register

7	6	5	4	3	2	1	0	
			RESERVED				ADR_OE	

### 表 7-31. ADR\_PIN\_CTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	RESERVED	R/W	0000000	This bit is reserved
0	ADR_OE	R/W	0	ADR Output Enable This bit sets the direction of the ADR pin 0: ADR is input 1: ADR is output

## 7.6.1.25 ADR\_PIN\_CONFIG Register (Offset = 61h) [reset = 0x00]

ADR\_PIN\_CONFIG is shown in 図 7-36 and described in 表 7-32.

Return to Summary Table.

	図 7-3	36. ADR_PIN	_CONFIG Reg	ister	
6	5	4	3	2	1

					U		
7	6	5	4	3	2	1	0
	RESERVED				ADR_PIN_CONFIG	à	
					R/W		

Bit	Field	Туре	Reset	Description
7-5	RESERVED	R/W	000	These bits are reserved
4-0	ADR_PIN_CONFIG	R/W	00000	00000: off (low) 00011: Auto mute flag (asserted when both L and R channels are auto muted) 00100: Auto mute flag for left channel 0101: Auto mute flag for right channel 00110: Clock invalid flag (clock error or clock missing) 00111: Reserved 01001: Reserved
				01011: ADR as FAULTZ output

### 表 7-32. ADR\_PIN\_CONFIG Register Field Descriptions

## 7.6.1.26 DSP\_MISC Register (Offset = 66h) [reset = 0h]

DSP\_MISC is shown in  $\boxtimes$  7-37 and described in  $\cancel{k}$  7-33.

Return to Summary Table.

#### 図 7-37. DSP\_MISC Register

7	6	5	4	3	2	1	0		
BYPASS_CONTROL									
	R/W								

### 表 7-33. DSP\_MISC Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	RESERVED	R/W	0000	These bits are reserved
3	BYPASS CONTROL	R/W	0	1: Left and Right will have use unique coef 0->Right channel will share left channel coefficient
2	BYPASS CONTROL	R/W	0	1: bypass 128 tap FIR
1	BYPASS CONTROL	R/W	0	1: bypass DRC (Only bypass DRC in L/R channel)
0	BYPASS CONTROL	R/W	0	1: bypass EQ (Only bypass EQs in L/R channel)



## 7.6.1.27 DIE\_ID Register (Offset = 67h) [reset = 0h]

DIE\_ID is shown in 図 7-38 and described in 表 7-34.

Return to Summary Table.

	図 7-38. DIE_ID Register										
7	6	5	4	3	2	1	0				
	DIE_ID										
	R-0h										

表 7-	-34.	DIE	ID	Register	Field	Descri	ptions
------	------	-----	----	----------	-------	--------	--------

Bit	Field	Туре	Reset	Description
7-0	DIE_ID	R	0h	DIE ID

### 7.6.1.28 POWER\_STATE Register (Offset = 68h) [reset = 0x00]

POWER\_STATE is shown in 図 7-39 and described in 表 7-35.

Return to Summary Table.

### 図 7-39. POWER\_STATE Register

7	6	5	4	3	2	1	0			
STATE_RPT										
	R									

### 表 7-35. POWER\_STATE Register Field Descriptions

			-	
Bit	Field	Туре	Reset	Description
7-0	STATE_RPT	R	00000000	0: Deep sleep
				1: Sleep
				2: HIZ
				3: Play
				Others: reserved



## 7.6.1.29 AUTOMUTE\_STATE Register (Offset = 69h) [reset = 0x00]

## AUTOMUTE\_STATE is shown in $\boxtimes$ 7-40 and described in $\cancel{5}$ 7-36.

## Return to Summary Table.

## ☑ 7-40. AUTOMUTE\_STATE Register

7	6	5	4	3	2	1	0
	RESERVED						
		R	R				

			_	• •
Bit	Field	Туре	Reset	Description
7-2	RESERVED	R	000000	This bit is reserved
1	ZERO_RIGHT_MON	R	0	This bit indicates the auto mute status for right channel. 0: Not auto muted 1: Auto muted
0	ZERO_LEFT_MON	R	0	This bit indicates the auto mute status for left channel. 0: Not auto muted 1: Auto muted

## 表 7-36. AUTOMUTE\_STATE Register Field Descriptions



## 7.6.1.30 PHASE\_CTRL Register (Offset = 6Ah) [reset = 0x00]

PHASE\_CTRL is shown in  $\boxtimes$  7-41 and described in  $\cancel{5}$  7-37.

Return to Summary Table.

図 7-41. PHASE_CTR Register									
7 6 5 4 3 2 1									
	RESE	RVED		RAMP_PH	ASE_SEL	PHASE_SYNC _SEL	PHASE_SYNC _EN		
	R/	W		R/	W	R/W	R/W		

Bit	Field	Туре	Reset	Description
7-4	RESERVED	R/W	0000	This bit is reserved
3-2	RAMP_PHASE_SEL	R/W	00	Select ramp clock phase when multi devices integrated in one system to reduce EMI and peak supply peak current, it is recomended set all devices the same RAMP frequency and same spread spectrum. it must be set before driving device into PLAY mode if this feature is needed. 00: phase 0 01: phase1 10: phase2 11: phase3
1	I2S_SYNC_EN	R/W	0	Use I2S to synchronize output PWM phase 0: Disable 1: Enable
0	PHASE_SYNC_EN	R/W	0	0: RAMP phase sync disable 1: RAMP phase sync enable

## 表 7-37. PHASE\_CTR Register Field Descriptions

## 7.6.1.31 SS\_CTRL0 Register (Offset = 6Bh) [reset = 0x00]

SS\_CTRL0 is shown in  $\boxtimes$  7-42 and described in  $\cancel{5}$  7-38.

Return to Summary Table.

	7	6	5	4	3	2	1	0
RE	ESERVED	RESERVED	SS_PRE_DIV_ SEL	SS_MANUAL_ MODE	RESE	RVED	SS_RDM_EN	SS_TRI_EN
	R/W	R/W	R/W	R/W	R/	W	R/W	R/W

### 表 7-38. SS\_CTRL0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	RESERVED	R/W	0	This bit is reserved
6	RESERVED	R/W	0	This bit is reserved
5	SS_PRE_DIV_SEL	R/W	0	Select pll clock divide 2 as source clock in manual mode
4	SS_MANUAL_MODE	R/W	0	Set ramp ss controller to manual mode
3-2	RESERVED	R/W	0	This bit is reserved
1	SS_RDM_EN	R/W	0	Random SS enable
0	SS_TRI_EN	R/W	0	Triangle SS enable

### 7.6.1.32 SS\_CTRL1 Register (Offset = 6Ch) [reset = 0x00]

SS\_CTRL1 is shown in  $\boxtimes$  7-43 and described in  $\cancel{5}$  7-39.

Return to Summary Table.

🖾 7-43. SS	_CTRL1	Register
------------	--------	----------

7	6	5	4	3	2	1	0
RESERVED	SS_RDM_CTRL			SS_TRI_CTRL			
R/W		R/W			R/	W	

Bit Field Type Reset Description										
7	RESERVED	R/W	0	This bit is reserved						
6-4	SS_RDM_CTRL	R/W	000	Random SS range control						
3-0	SS_TRI_CTRL	R/W	0000	Triangle SS frequency and range control						

### 表 7-39. SS\_CTRL1 Register Field Descriptions



## 7.6.1.33 SS\_CTRL2 Register (Offset = 6Dh) [reset = 0x50]

SS\_CTRL2 is shown in  $\boxtimes$  7-44 and described in  $\cancel{5}$  7-40.

Return to Summary Table.

図 7-44. SS_CTRL2 Register										
7 6 5 4 3 2 1 0										
TM_FREQ_CTRL										
R/W										

表 7-	40. SS	CTRL2	Register	Field	Descriptions
------	--------	-------	----------	-------	--------------

_										
	Bit	Field	Туре	Reset	Description					
	7-0	TM_FREQ_CTRL	R/W	01010000	Control ramp frequency in manual mode, F=61440000/N					

### 7.6.1.34 SS\_CTRL3 Register (Offset = 6Eh) [reset = 0x11]

SS\_CTRL3 is shown in  $\boxtimes$  7-45 and described in  $\cancel{a}$  7-41.

Return to Summary Table.

### 図 7-45. SS\_CTRL3 Register

7	6	5	4	3	2	1	0	
	TM_DST	EP_CTRL		TM_USTEP_CTRL				
	R	W	·	R/W				

Bit	Field	Туре	Reset	Description					
7-4	SS_TM_DSTEP_CTRL	R/W	0001	Control triangle mode spread spectrum fall step in ramp ss manual mode					
3-0	SS_TM_USTEP_CTRL	R/W	0001	Control triangle mode spread spectrum rise step in ramp ss manual mode					

### 7.6.1.35 SS\_CTRL4 Register (Offset = 6Fh) [reset = 0x24]

SS\_CTRL4 is shown in  $\boxtimes$  7-46 and described in  $\cancel{5}$  7-42.

Return to Summary Table.

#### 図 7-46. SS\_CTRL4 Register

			-	U			
7	6	5	4	3	2	1	0
RESERVED	TM_AMI	P_CTRL		SS_TM	M_PERIOD_BOU	NDRY	
R/W	R/	W			R/W		

#### 表 7-42. SS\_CTRL4 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	RESERVED	R/W	0	This bit is reserved
6-5	TM_AMP_CTRL	R/W	01	Control ramp amp ctrl in ramp ss manual model
4-0	SS_TM_PERIOD_BOUND RY	R/W	00100	Control triangle mode spread spectrum boundary in ramp ss manual mode

## 7.6.1.36 CHAN\_FAULT Register (Offset = 70h) [reset = 0x00]

CHAN\_FAULT is shown in  $\boxtimes$  7-47 and described in  $\cancel{5}$  7-43.

Return to Summary Table.

7	6	5	4	3	2	1	0
	RESE	RVED		CH1_DC_1	CH2_DC_1	CH1_OC_I	CH2_OC_I
	R	1		R	R	R	R

Bit	Field	Туре	Reset	Description
7-4	RESERVED	R	0000	This bit is reserved
3	CH1_DC_1	R	0	Left channel DC fault
2	CH2_DC_1	R	0	Right channel DC fault
1	CH1_OC_I	R	0	Left channel over current fault
0	CH2_OC_I	R	0	Right channel over current fault

### 表 7-43. CHAN\_FAULT Register Field Descriptions

## 7.6.1.37 GLOBAL\_FAULT1 Register (Offset = 71h) [reset = 0h]

GLOBAL FAULT1 is shown in 図 7-48 and described in 表 7-44.

Return to Summary Table.

### ☑ 7-48. GLOBAL\_FAULT1 Register

				-	0		
7	6	5	4	3	2	1	0
OTP_CRC_ER ROR	BQ_WR_ERRO R				CLK_FAULT_I	PVDD_OV_I	PVDD_UV_I
R	R				R	R	R

### 表 7-44. GLOBAL\_FAULT1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	OTP_CRC_ERROR	R	0h	Indicate OTP CRC check error.
6	BQ_WR_ERROR	R	0h	The recent BQ is written failed
5-3	RESERVED	R	0h	This bit is reserved
2	CLK_FAULT_I	R	0h	Clock fault
1	PVDD_OV_I	R	0h	PVDD OV fault
0	PVDD_UV_I	R	0h	PVDD UV fault



## 7.6.1.38 GLOBAL\_FAULT2 Register (Offset = 72h) [reset = 0h]

GLOBAL\_FAULT2 is shown in  $\boxtimes$  7-49 and described in  $\cancel{5}$  7-45.

Return to Summary Table.

#### ☑ 7-49. GLOBAL\_FAULT2 Register

7	6	5	4	3	2	1	0
	RESERVED						OTSD_I
	R					8	R

#### 表 7-45. GLOBAL\_FAULT2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	RESERVED	R	0000000	This bit is reserved
0	OTSD_I	R	0	Over temperature shut down fault

### 7.6.1.39 OT WARNING Register (Offset = 73h) [reset = 0x00]

OT\_WARNING is shown in 図 7-50 and described in 表 7-46.

Return to Summary Table.

## ☑ 7-50. OT\_WARNING Register

7	6	5 4		3	2	1	0
RESE	RVED	RESERVED			OTW	RESE	RVED
I	٦	R		R	R	R	R

#### 表 7-46. OT\_WARNING Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R	00	This bit is reserved
5-3	RESERVED	R	000	This bit is reserved
2	OTW	R	0	Over temperature warning ,135C
1-0	RESERVED	R	00	This bit is reserved



## 7.6.1.40 PIN\_CONTROL1 Register (Offset = 74h) [reset = 0x00]

PIN\_CONTROL1 is shown in  $\boxtimes$  7-51 and described in  $\cancel{5}$  7-47.

Return to Summary Table.

### 図 7-51. PIN\_CONTROL1 Register

7	6	5	4	3	2	1	0
MASK_OTSD	MASK_DVDD_ UV	MASK_DVDD_ OV	MASK_CLK_FA ULT	MASK_PVDD_ UV	MASK_PVDD_ OV	MASK_DC	MASK_OC
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

### 表 7-47. PIN\_CONTROL1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	MASK_OTSD	R/W	0	Mask OTSD fault report
6	MASK_DVDD_UV	R/W	0	Mask DVDD UV fault report
5	MASK_DVDD_OV	R/W	0	Mask DVDD OV fault report
4	MASK_CLK_FAULT	R/W	0	Mask clock fault report
3	MASK_PVDD_UV	R/W	0	Mask PVDD UV fault report
2	MASK_PVDD_OV	R/W	0	Mask PVDD OV fault report
1	MASK_DC	R/W	0	Mask DC fault report
0	MASK_OC	R/W	0	Mask OC fault report

## 7.6.1.41 PIN\_CONTROL2 Register (Offset = 75h) [reset = 0xF8]

PIN\_CONTROL2 is shown in  $\boxtimes$  7-52 and described in  $\cancel{R}$  7-48.

Return to Summary Table.

### 図 7-52. PIN\_CONTROL2 Register

7	6	5	4	3	2	1	0
RESE	RVED	CLKFLT_LATC H_EN	OTSD_LATCH_ EN	OTW_LATCH_ EN	MASK_OTW	RESE	RVED
		R/W	R/W	R/W	R/W		

## 表 7-48. PIN\_CONTROL2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R/W	11	This bit is reserved
5	CLKFLT_LATCH_EN	R/W	1	Enable clock fault latch
4	OTSD_LATCH_EN	R/W	1	Enable OTSD fault latch
3	OTW_LATCH_EN	R/W	1	Enable OT warning latch
2	MASK_OTW	R/W	0	Mask OT warning report
1-0	RESERVED	R/W	00	This bit is reserved



## 7.6.1.42 MISC\_CONTROL Register (Offset = 76h) [reset = 0x00]

MISC\_CONTROL is shown in  $\boxtimes$  7-53 and described in  $\cancel{5}$  7-49.

Return to Summary Table.

## ☑ 7-53. MISC\_CONTROL Register

7	6	5	4	3	2	1	0
DET_STATUS_ LATCH	RESE	RVED	OTSD_AUTO_ REC_EN		RESE	RVED	
R/W	R/	W	R/W		R/	W	

## 表 7-49. MISC\_CONTROL Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	DET_STATUS_LATCH	R/W	0	1:Latch clock detection status
				0:Don't latch clock detection status
6-5	RESERVED	R/W	00	This bit is reserved
4	OTSD_AUTO_REC_EN	R/W	0	OTSD auto recovery enable
3-0	RESERVED	R/W	0000	This bit is reserved

#### Copyright © 2022 Texas Instruments Incorporated

## 7.6.1.43 FAULT\_CLEAR Register (Offset = 78h) [reset = 0x00]

FAULT\_CLEAR is shown in  $\boxtimes$  7-54 and described in  $\cancel{5}$  7-50.

## Return to Summary Table.

## 図 7-54. FAULT\_CLEAR Register

7	6	5	4	3	2	1	0
ANALOG_FAUL T_CLEAR				RESERVED			
W				R/W			

## 表 7-50. FAULT\_CLEAR Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	ANALOG_FAULT_CLEAR	W	0	WRITE CLEAR BIT.
				Once write this bit to 1, device will clear analog fault
6-0	RESERVED	R/W	0000000	This bit is reserved



## 8 Application and Implementation

Note

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

## 8.1 Application Information

This section details the information required to configure the device for several popular configurations and provides guidance on integrating the TAS5805M device into the larger system.

## 8.1.1 Bootstrap Capacitors

The output stage of the TAS5805M uses a high-side NMOS driver, rather than a PMOS driver. To generate the gate driver voltage for the high-side NMOS, a bootstrap capacitor for each output terminal acts as a floating power supply for the switching cycle. Use  $0.22 \cdot \mu F$  capacitors to connect the appropriate output pin (OUT\_X) to the bootstrap pin (BST\_X). For example, connect a  $0.22 \cdot \mu F$  capacitor between OUT\_A and BST\_A for bootstrapping the A channel. Similarly, connect another  $0.22 \cdot \mu F$  capacitor between the OUT\_B and BST\_B pins for the B channel inverting output.

### 8.1.2 Inductor Selections

It is required that the peak current is smaller than the OCP (Over current protection) value which is 5A, there are 3 cases which cause high peak current flow through inductor.

1. During power up (idle state, no audio input), the duty cycle increases from 0 to  $\theta$ .

$$I_{peak\_power\_up} \approx PVDD \times \sqrt{C/L} \times \sin(1/\sqrt{L \times C} \times \theta/F_{sw})$$

(1)

### Note

4 Deals assume at deals a second second

 $\theta$ =0.5 (BD Modulation), 0.14 (1SPW Modulation), 0.14 (Hybrid Modulation). This formula just provide a rough estimation, suggest to measure the start-up current based on your LC filter.

	云 8-1. Peak current during power up										
PVDD	L (uH)	C (uF)	Fsw (kHz)	I <sub>peak_power_up</sub>							
24	4.7	0.68	384	6.07A (>5A OCP), not recommended							
24	4.7	0.68	768	3.25A							
24	10	0.68	384	3A							
24	10	0.68	768	1.55A							
12	4.7	0.68	384	3.32A							
12	10	0.68	384	1.55A							

2. During music playing, some audio burst signal (high frequency) with very hard PVDD clipping will cause PWM duty cycle increase dramatically. This is the worst case and it rarely happens.

$$I_{peak clipping} \approx PVDD \times (1 - \theta) / (F_{sw} \times L)$$

3. Peak current due to Max output power. Ignore the ripple current flow through capacitor here.

(2)

(3)

$$I_{peak\_output\_power} \approx \sqrt{2 \times Max\_Output\_Power / R_{speaker\_Load}}$$

Same PVDD and switching frequency, larger inductance means smaller idle current for lower power dissipation.

It's suggested that inductor's saturation current I<sub>sat</sub>, is larger than the amplifier's peak current during power-up and play audio.

$$I_{SAT} \ge \max(I_{peak\_power\_up}, I_{peak\_clipping}, I_{peak\_output\_power})$$
(4)

In addition, the effective inductance at the peak current is required to be at least 80% of the inductance value in  $\frac{1}{5}$  8-2, to meet datasheet specifications.

The minimum inductance is given in  $\frac{1}{5}$  8-2

PVDD (V)	Switching Frequency (kHz)	Modulation Scheme	Recommended Minimum Inductance (uH) for LC filter design		
≤12	384	BD	4.7uH + 0.68uF		
>12	304		10uH + 0.68uF		
≤12	384	1SPW/Hybrid	10uH + 0.68uF		
>12	304		15uH + 0.68uF		

表 8-2. LC filter recommendation

For higher switching frequency (Fsw), select inductors with minimum inductance to be 384kHz/F<sub>sw</sub>×L.

## 8.1.3 Power Supply Decoupling

To ensure high efficiency, low THD, and high PSRR, proper power supply decoupling is necessary. Noise transients on the power supply lines are short duration voltage spikes. These spikes can contain frequency components that extend into the hundreds of megahertz. The power supply input must be decoupled with some good quality, low ESL, Low ESR capacitors larger than 22  $\mu$ F. These capacitors bypasses low frequency noise to the ground plane. For high frequency decoupling, place 1- $\mu$ F or 0.1- $\mu$ F capacitors as close as possible to the PVDD pins of the device.

## 8.1.4 Output EMI Filtering

The TAS5805M device is often used with a low-pass filter, which is used to filter out the carrier frequency of the PWM modulated output. This filter is frequently referred to as the L-C Filter, due to the presence of an inductive element L and a capacitive element C to make up the 2-pole filter.

The L-C filter removes the carrier frequency, reducing electromagnetic emissions and smoothing the current waveform which is drawn from the power supply. The presence and size of the L-C filter is determined by several system level constraints. In some low-power use cases that have no other circuits which are sensitive to EMI, a simple ferrite bead or a ferrite bead plus a capacitor can replace the tradition large inductor and capacitor that are commonly used. In other high-power applications, large toroid inductors are required for maximum power and film capacitors can be used due to audio characteristics. Refer to the application report Class-D LC Filter Design (SLOA119) for a detailed description on the proper component selection and design of an L-C filter based upon the desired load and response.




## 8.2 Typical Applications

## 8.2.1 2.0 (Stereo BTL) System

In the 2.0 system, two channels are presented to the amplifier via the digital input signal. These two channels are amplified and then sent to two separate speakers. In some cases, the amplified signal is further separated based upon frequency by a passive crossover network after the L-C filter. Even so, the application is considered 2.0.


Most commonly, the two channels are a pair of signals called a stereo pair, with one channel containing the audio for the left channel and the other channel containing the audio for the right channel. While certainly the two channels can contain any two audio channels, such as two surround channels of a multi-channel speaker system, the most popular occurrence in two channels systems is a stereo pair.

☑ 8-1 shows the 2.0 (Stereo BTL) system application.



## 図 8-1. 2.0 (Stereo BTL) System Application Schematic with Ferrite Bead as the output filter





## 図 8-2. 2.0 (Stereo BTL) System Application Schematic with Inductor as the output filter

### 8.2.1.1 Design Requirements

- · Power supplies:
  - 3.3-V or 1.8-V supply
  - 4.5-V to 24-V supply
- Communication: host processor serving as I<sup>2</sup>C compliant master
- External memory (Such as EEPROM and FLASH) used for coefficients

The requirement for the supporting components for the TAS5805M device in a Stereo 2.0 (BTL) system is provide in  $\frac{1}{8}$  8-3 and  $\frac{1}{8}$  8-4

## 表 8-3. Supporting Component Requirements for Stereo 2.0 (BTL) system (With Ferrite bead as output

filter)									
REFERENCE DESIGNATOR	VALUE	SIZE	DETAILED DESCRIPTION						
C1,C2,C5,C6	22uF	0805	CAP, CERM, 22 µF, 35 V, +/- 20%, JB, 0805						
C3,C4	0.1uF	0402	CAP, CERM, 0.1 µF, 50 V, +/- 10%, X7R, 0402						
C7	4.7uF	0603	CAP, CERM, 4.7 µF, 10 V, +/- 10%, X5R, 0603						
C8	0.1uF	0603	CAP, CERM, 0.1 µF, 16 V, +/- 10%, X7R, 0603						
C9,C10	1uF	0603	CAP, CERM, 1 µF, 16 V, +/- 10%, X5R, 0603						



# 表 8-3. Supporting Component Requirements for Stereo 2.0 (BTL) system (With Ferrite bead as output filter) (continued)

REFERENCE DESIGNATOR	VALUE	SIZE	DETAILED DESCRIPTION
R1	4.70k	0402	RES, 4.70 k, 1%, 0.0625 W, 0402
R2	10.0k	0404	RES, 10.0 k, 1%, 0.063 W, 0402
C11,C12,C13,C14	0.22uF	0603	CAP, CERM, 0.22 µF, 50 V, +/- 10%, X7R, 0603
C15,C16,C17,C18,C19,C 20,C21,C22,C23	2200pF	0603	CAP, CERM, 2200 pF, 100 V,+/- 10%, X7R, 0603
R3,R4,R5,R6	68 ohm	0603	ES, 68, 5%, 0.1 W, 0603
L1,L2,L3,L4	300 ohm	0806	Ferrite Bead, 300 ohm @ 100 MHz, 3.1 A, 0806
L5 100 ohm		0806	Ferrite Bead, 100 ohm @ 100 MHz, 4 A, 0806

With Low EMI technology, TAS5805M keeps enough EMI margin for most of application cases where PVDD < 14V with ferrite bead (Low BOM cost). With Ferrite Bead and capacitor as the output filter,  $\boxtimes$  8-1 and  $\gtrless$  8-3 includes a good configuration (Proper value of Ferrite bead, Capacitor, Resistor) to achieve enough EMI margin for the typical case which PVDD = 12V, Speaker Load =  $8\Omega/6\Omega$ , each speaker wire with 1m length, Output Power = 1W/4W/8W for each channel.

- Select Ferrite bead (L1~L5). The trade-off is impedance and rated current. If the rated current meet the system's requirement, larger impedance means larger EMI margin for the EMI, especially for the frequency band 5 MHz~50 MHz. The typical ferrite bead recommend for TAS5805M is NFZ2MSM series (Murata) and UPZ2012E series (Sunlord). 300 ohm at 100 MHz ferrite bead is a typical value which can pass EMI for most of application cases.
- Select capacitor (C15~C23). The trade-off is capacitor value and idle current. Larger capacitor means larger idle current, increase the capacitor value from 1nF to 2.2nF makes much help for frequency band 5 MHz~100 MHz.
- Using Ferrite bead as the output filter, recommend designer to use Fsw = 384 kHz with Spread spectrum enable, BD Modulation, refer to セクション 7.4.3.1
- With Ferrite bead as the output power. In order to pass EMI (AC Conducted Emission) standard, an AC to DC adapter with EMI filter in it is needed. For most of applications (TV/Voice Control Speaker/Wireless speaker/ Soundbar) which need a 110 V~220 V power supply usually has a EMI filter in the AC to DC adapter. Some cases use DC power supply and also need to test the DC Conducted Emission, this applications (Automotive/Industry) need a simple EMI filter on PVDD for TAS5805M. Refer to application note: AN-2162 Simple Success With Conducted EMI From DC to DC Converters.

### 表 8-4. Supporting Component Requirements for Stereo 2.0 (BTL) system (With Inductor as output filter)

REFERENCE DESIGNATOR	VALUE	SIZE	DETAILED DESCRIPTION
C1,C6	390 µF	10mmx10mm	CAP, AL, 390 µF, 35 V, ±20%, 0.08 ohm, SMD
C2,C5	22 µF	0603	CAP, CERM, 22 µF, 35 V, ±20%, JB, 0805
C3,C4	0.1 µF	0402	CAP, CERM, 0.1 µF, 50 V, ±10%, X7R, 0402
C7	4.7 µF	0603	CAP, CERM, 4.7 µF, 10 V, ±10%, X5R, 0603
C8	0.1 µF	0603	CAP, CERM, 0.1 µF, 16 V, ±10%, X7R, 0603
C9,C10	1 µF	0603	CAP, CERM, 1 µF, 16 V, ±10%, X5R, 0603
R1	4.70 k	0402	RES, 4.70 k, 1%, 0.0625 W, 0402
R2	10.0 k	0404	RES, 10.0 k, 1%, 0.063 W, 0402
C11,C12,C13,C14	0.22 µF	0603	CAP, CERM, 0.22 µF, 50 V, ±10%, X7R, 0603
C15,C16,C17,C18	0.68 µF	0805	CAP, CERM, 0.68 µF, 50 V, ±10%, X7R, 0805
L1,L2,L3,L4	10 µH		Inductor, Shielded, 10 µH, 4.4 A, 0.023 ohm, SMD



With Inductor as the output filter, designers can achieve ultra low idle current (with Hybrid Modulation or 1SPW Modulation) and keep large EMI margin. As the switching frequency of TAS5805M can be adjustable from 384 kHz to 768 kHz. Higher switching frequency means smaller Inductor value needed.

- With 768 kHz switching frequency. Designers can select 10uH + 0.68 µF or 4.7 µH +0.68 µF as the output filter, this will help customer to save the Inductor size with the same rated current during the inductor selection. With 4.7uH + 0.68uF, make sure PVDD ≤ 12V to avoid the large ripple current to trigger the OC threshold (5A).
- With 384 kHZ switching frequency. Designers can select 22 μH + 0.68 μF or 15 μH + 0.68 μF or 10 μH + 0.68 μF as the output filter, this will help customer to save power dissipation for some battery power supply application. With 10 μH + 0.68 μF, make sure PVDD ≤ 12 V to avoid the large ripple current to trigger the OC threshold (5 A).

## 8.2.1.2 Detailed Design Procedures

The design procedure can be used for Stereo 2.0, Mono, 2.1 system.

### 8.2.1.2.1 Step 1: Hardware Integration

- Use the Typical Application Schematic as a guide, integrate the hardware into the system schematic.
- Follow the recommended component placement, board layout, and routing given in the example layout above, integrate the device and its supporting components into the system PCB file.
  - The most critical sections of the circuit are the power supply inputs, the amplifier output signals, and the high-frequency signals, all of which go to the serial audio port. Constructing these signals to ensure they are given precedent as design trade-offs are made is recommended.
  - For questions and support, go to the E2E forums (E2E.ti.com). If deviating from the recommended layout is necessary, go to the E2E forum to request a layout review.

#### 8.2.1.2.2 Step 2: Speaker Tuning


Use the TAS5805MEVM evaluation module and the PPC3 app to configure the desired device settings.

### 8.2.1.2.3 Step 3: Software Integration

- Use the End System Integration feature of the PPC3 app to generate a baseline configuration file.
- Generate additional configuration files based upon operating modes of the end-equipment and integrate static configuration information into initialization files.
- Integrate dynamic controls (such as volume controls, mute commands, and mode-based EQ curves) into the main system program.

## 8.2.1.3 Application Curves


### 8.2.1.3.1 Audio Performance






#### 8.2.1.3.2 EN55022 Conducted Emissions Results with Ferrite Bead as output filter

With (Ferrite Bead as the output filter), 220 V to 12 V adapter from a major TV customer, 8-Ω speaker, Spread Spectrum Enabled, Stereo Output Power = 8W/CH, 1 meter speaker cable for each channel.



#### 8.2.1.3.3 EN55022 Radiated Emissions Results with Ferrite Bead as output filter

With (Ferrite Bead as the output filter), 220 V to 12 V adapter from a major TV customer, 8-Ω speaker, Spread Spectrum Enabled, Stereo Output Power = 8W/CH, 1 meter speaker cable for each channel.




With Inductor as the output filter, the EMI margin reserve  $\geq$  15dB Margin for both Conducted Emission and Radiated Emission. More data are included in the application note -TAS5805M Design Considerations for EMC.



## 8.2.2 MONO (PBTL) Systems

In MONO mode, TAS5805M can be used as PBTL mode to drive sub-woofer with more output power.



## 🛛 8-9. Mono (PBTL) System Application Schematic

### 8.2.2.1 Design Requirements

- Power supplies:
  - 3.3-V or 1.8-V supply
  - 4.5-V to 24-V supply
- Communication: host processor serving as I<sup>2</sup>C compliant master
- External memory (Such as EEPROM and FLASH) used for coefficients

The requirement for the supporting components for the TAS5805M device in a MONO (PBTL) system is provide in  $\frac{1}{8}$  8-5




### 表 8-5. Supporting Component Requirements for MONO (PBTL) system (With Inductor as output filter)

REFERENCE DESIGNATOR	VALUE	SIZE	DETAILED DESCRIPTION
C24,C25	390uF	10mmx10mm	CAP, AL, 390 μF, 35 V, +/- 20%, 0.08 ohm, SMD
C27,C30	22uF	0603	CAP, CERM, 22 µF, 35 V, +/- 20%, JB, 0805
C28,C29	0.1uF	0402	CAP, CERM, 0.1 µF, 50 V, +/- 10%, X7R, 0402
C33	4.7uF	0603	CAP, CERM, 4.7 µF, 10 V, +/- 10%, X5R, 0603
C34	0.1uF	0603	CAP, CERM, 0.1 µF, 16 V, +/- 10%, X7R, 0603
C37,C39	1uF	0603	CAP, CERM, 1 µF, 16 V, +/- 10%, X5R, 0603
R7	4.70k	0402	RES, 4.70 k, 1%, 0.0625 W, 0402
R8	10.0k	0404	RES, 10.0 k, 1%, 0.063 W, 0402
C35,C38,C40,C41	0.22uF	0603	CAP, CERM, 0.22 µF, 50 V, +/- 10%, X7R, 0603
C32,C36	0.68uF	0805	CAP, CERM, 0.68 µF, 50 V, +/- 10%, X7R, 0805
L1,L2	10uH		Inductor, Shielded, 10 µH, 7A, 0.023 ohm, SMD

## 8.2.2.2 Detailed Design Procedure

For information about the Detailed Design Procedure, see the セクション 8.2.1.2 section.

## 8.2.2.3 Application Curves





## 8.2.3 Advanced 2.1 System (Two TAS5805M Devices)

In higher performance systems, the subwoofer output can be enhanced using digital audio processing as was done in the high-frequency channels. To accomplish this, two TAS5805M devices are used - one for the high frequency left and right speakers and one for the mono subwoofer speaker. In this system, the audio signal can be sent from the TAS5805M device through the SDOUT pin. Alternatively, the subwoofer amplifier can accept the same digital input as the stereo, which might come from a central systems processor. 🗵 8-12 shows the 2.1 (Stereo BTL with Two TAS5805M devices) system application.




図 8-12. 2.1 (2.1 CH with Two TAS5805M Devices) Application Schematic



## **Power Supply Recommendations**

The TAS5805M device requires two power supplies for proper operation. A high-voltage supply calls PVDD is required to power the output stage of the speaker amplifier and its associated circuitry. Additionally, one low-voltage power supply which is calls DVDD is required to power the various low-power portions of the device. The allowable voltage range for both PVDD and DVDD supply are listed in the *Recommended Operating Conditions* table. Once the device has been initialized, PVDD must keep within the normal operation voltage. Once PVDD lower than 3.5V, all registers need re-initialize again.




図 9-1. Power Supply Function Block Diagram

## 9.1 DVDD Supply

The DVDD supply that is required from the system is used to power several portions of the device. As shown in  $\boxtimes$  9-1, it provides power to the DVDD pin. Proper connection, routing and decoupling techniques are highlighted in the  $\forall 2 \neq 2 \gg 8$  section and the  $\forall 2 \neq 2 \gg 9.2$  section and must be followed as closely as possible for proper operation and performance.

Some portions of the device also require a separate power supply that is a lower voltage than the DVDD supply. To simplify the power supply requirements for the system, the TAS5805M device includes an integrated low dropout (LDO) linear regulator to create this supply. This linear regulator is internally connected to the DVDD supply and its output is presented on the DVDD\_REG pin, providing a connection point for an external bypass capacitor. It is important to note that the linear regulator integrated in the device has only been designed to support the current requirements of the internal circuitry, and should not be used to power any additional external circuitry. Additional loading on this pin could cause the voltage to sag, negatively affecting the performance and operation of the device.

## 9.2 PVDD Supply

The output stage of the speaker amplifier drives the load using the PVDD supply. This is the power supply which provides the drive current to the load during playback. Proper connection, routing, and decoupling techniques are highlighted in the TAS5805MEVM and must be followed as closely as possible for proper operation and performance. Due to the high-voltage switching of the output stage, it is particularly important to properly decouple the output power stages in the manner described in the TAS5805M device  $t = 2 \times 8$ . Lack of proper decoupling, like that shown in the  $t = 2 \times 8$ , results in voltage spikes which can damage the device.

Copyright © 2022 Texas Instruments Incorporated



A separate power supply is required to drive the gates of the MOSFETs used in the output stage of the speaker amplifier. This power supply is derived from the PVDD supply via an integrated linear regulator. A GVDD pin is provided for the attachment of decoupling capacitor for the gate drive voltage regulator. It is important to note that the linear regulator integrated in the device has only been designed to support the current requirements of the internal circuitry, and should not be used to power any additional external circuitry. Additional loading on this pin could cause the voltage to sag, negatively affecting the performance and operation of the device.

Another separate power supply is derived from the PVDD supply via an integrated linear regulator is AVDD. AVDD pin is provided for the attachment of decoupling capacitor for the TAS5805M internal circuitry. It is important to note that the linear regulator integrated in the device has only been designed to support the current requirements of the internal circuitry, and should not be used to power any additional external circuitry. Additional loading on this pin could cause the voltage to sag, negatively affecting the performance and operation of the device.



## 9 Layout

## 9.1 Layout Guidelines

## 9.1.1 General Guidelines for Audio Amplifiers

Audio amplifiers which incorporate switching output stages must have special attention paid to their layout and the layout of the supporting components used around them. The system level performance metrics, including thermal performance, electromagnetic compliance (EMC), device reliability, and audio performance are all affected by the device and supporting component layout.

Ideally, the guidance provided in the applications section with regard to device and component selection can be followed by precise adherence to the layout guidance shown in the  $\forall \not \neg \not \neg \not \rightarrow \not \rightarrow \not \rightarrow \not \rightarrow g.2$  section. These examples represent exemplary baseline balance of the engineering trade-offs involved with lying out the device. These designs can be modified slightly as needed to meet the needs of a given application. In some applications, for instance, solution size can be compromised to improve thermal performance through the use of additional contiguous copper neat the device. Conversely, EMI performance can be prioritized over thermal performance by routing on internal traces and incorporating a via picket-fence and additional filtering components. In all cases, it is recommended to start from the guidance shown in the  $\forall \not \rightarrow \not \rightarrow g.2$  section and work with TI field application engineers or through the E2E community to modify it based upon the application specific goals.

## 9.1.2 Importance of PVDD Bypass Capacitor Placement on PVDD Network

Placing the bypassing and decoupling capacitors close to supply has long been understood in the industry. This applies to DVDD, AVDD, GVDD and PVDD. However, the capacitors on the PVDD net for the TAS5805M device deserve special attention.

The small bypass capacitors on the PVDD lines of the DUT must be placed as close to the PVDD pins as possible. Not only dose placing these device far away from the pins increase the electromagnetic interference in the system, but doing so can also negatively affect the reliability of the device. Placement of these components too far from the TAS5805M device can cause ringing on the output pins that can cause the voltage on the output pin to exceed the maximum allowable ratings shown in the *Absolute Maximum Ratings* table, damaging the deice . For that reason, the capacitors on the PVDD net must be no further away from their associated PVDD pins than what is shown in the example layouts in the  $\frac{272329.2}{2}$  section.

## 9.1.3 Optimizing Thermal Performance

Follow the layout example shown in the  $\boxtimes$  9-1 to achieve the best balance of solution size, thermal, audio, and electromagnetic performance. In some cases, deviation from this guidance can be required due to design constraints which cannot be avoided. In these instances, the system designer should ensure that the heat can get out of the device and into the ambient air surrounding the device. Fortunately, the heat created in the device naturally travels away from the device and into the lower temperature structures around the device.

## 9.1.3.1 Device, Copper, and Component Layout

Primarily, the goal of the PCB design is to minimize the thermal impedance in the path to those cooler structures. These tips should be followed to achieve that goal:

- Avoid placing other heat producing components or structures near the amplifier (including above or below in the end equipment).
- If possible, use a higher layer count PCB to provide more heat sinking capability for the TAS5805M device and to prevent traces and copper signal and power planes from breaking up the contiguous copper on the top and bottom layer.
- Place the TAS5805M device away from the edge of the PCB when possible to ensure that the heat can travel away from the device on all four sides.
- Avoid cutting off the flow of heat from the TAS5805M device to the surrounding areas with traces or via strings. Instead, route traces perpendicular to the device and line up vias in columns which are perpendicular to the device.
- Unless the area between two pads of a passive component is large enough to allow copper to flow in between the two pads, orient it so that the narrow end of the passive component is facing the TAS5805M device.



• Because the ground pins are the best conductors of heat in the package, maintain a contiguous ground plane from the ground pins to the PCB area surrounding the device for as many of the ground pins as possible.

### 9.1.3.2 Stencil Pattern

The recommended drawings for the TAS5805M device PCB foot print and associated stencil pattern are shown at the end of this document in the package addendum. Additionally, baseline recommendations for the via arrangement under and around the device are given as a starting point for the PCB design. This guidance is provided to suit the majority of manufacturing capabilities in the industry and prioritizes manufacturability over all other performance criteria. In elevated ambient temperature or under high-power dissipation use-cases, this guidance may be too conservative and advanced PCB design techniques may be used to improve thermal performance of the system.

#### Note

The customer must verify that deviation from the guidance shown in the package addendum, including the deviation explained in this section, meets the customer's quality, reliability, and manufacturability goals.

### 9.1.3.2.1 PCB footprint and Via Arrangement

The PCB footprint (also known as a symbol or land pattern) communicates to the PCB fabrication vendor the shape and position of the copper patterns to which the TAS5805M device will be soldered. This footprint can be followed directly from the guidance in the package addendum at the end of this data sheet. It is important to make sure that the thermal pad, which connects electrically and thermally to the PowerPAD<sup>™</sup> of the TAS5805M device, be made no smaller than what is specified in the package addendum. This ensures that the TAS5805M device has the largest interface possible to move heat from the device to the board.

The via pattern shown in the package addendum provides an improved interface to carry the heat from the device through to the layers of the PCB, because small diameter plated vias (with minimally-sized annular rings) present a low thermal-impedance path from the device into the PCB. Once into the PCB, the heat travels away from the device and into the surrounding structures and air. By increasing the number of vias, as shown in the t/2329.2 section, this interface can benefit from improved thermal performance.

### Note

Vias can obstruct heat flow if they are not constructed properly.

More notes on the construction and placement of vias are as follows:

- Remove thermal reliefs on thermal vias, because they impede the flow of heat through the via.
- Vias filled with thermally conductive material are best, but a simple plated via can be used to avoid the additional cost of filled vias.
- The diameter of the drull must be 8 mm or less. Also, the distance between the via barrel and the surrounding planes should be minimized to help heat flow from the via into the surrounding copper material. In all cases, minimum spacing should be determined by the voltages present on the planes surrounding the via and minimized wherever possible.
- Vias should be arranged in columns, which extend in a line radially from the heat source to the surrounding area. This arrangement is shown in the セクション 9.2 section.
- Ensure that vias do not cut off power current flow from the power supply through the planes on internal layers. If needed, remove some vias that are farthest from the TAS5805M device to open up the current path to and from the device.


### 9.1.3.2.2 Solder Stencil

During the PCB assembly process, a piece of metal called a stencil on top of the PCB and deposits solder paste on the PCB wherever there is an opening (called an aperture) in the stencil. The stencil determines the quantity and the location of solder paste that is applied to the PCB in the electronic manufacturing process. In most cases, the aperture for each of the component pads is almost the same size as the pad itself. However, the thermal pad on the PCB is large and depositing a large, single deposition of solder paste would lead to



manufacturing issues. Instead, the solder is applied to the board in multiple apertures, to allow the solder paste to outgas during the assembly process and reduce the risk of solder bridging under the device. This structure is called an aperture array, and is shown in the targiana 9.2 section. It is important that the total area of the aperture array (the area of all of the small apertures combined) covers between 70% and 80% of the area of the thermal pad itself.

## 9.2 Layout Example




Top Layer 3D view

Top Layer Layout

Bot Layer Layout





2 9-2. 2.0 (Stereo BTL with Inductor as Output Filter) Layout View



## 10 Device and Documentation Support

## 10.1 Device Support

## 10.1.1 Device Nomenclature

The glossary is general commonly used acronyms and words which are defined in accordance with a broad TI initiative to comply with industry standards such as JEDEC, IPC, IEEE, and others. The glossary provided in this section defines words, phrases, and acronyms that are unique to this product and documentation, collateral, or support tools and software used with this product. For any additional questions regarding definitions and terminology, please see the e2e Audio Amplfier Forum.

**Bridge tied load (BTL)** is an output configuration in which one terminal of the speaker is connected to one halfbridge and the other terminal is connected to another half-bridge.

**DUT** refers to a *device under test* to differentiate one device from another.

**Closed-loop architecture** describes a topology in which the amplifier monitors the output terminals, comparing the output signal to the input signal and attempts to correct for non-linearities in the output.

Dynamic controls are those which are changed during normal use by either the system or the end-user.

**GPIO** is a general purpose input/output pin. It is a highly configurable, bi-directional digital pin which can perform many functions as required by the system.

Host processor (also known as System Processor, Scalar, Host, or System Controller) refers to device which serves as a central system controller, providing control information to devices connected to it as well as gathering audio source data from devices upstream from it and distributing it to other devices. This device often configures the controls of the audio processing devices (like the TAS5805M) in the audio path in order to optimize the audio output of a loudspeaker based on frequency response, time alignment, target sound pressure level, safe operating area of the system, and user preference.

**Maximum continuous output power** refers to the maximum output power that the amplifier can continuously deliver without shutting down when operated in a 25°C ambient temperature. Testing is performed for the period of time required that their temperatures reach thermal equilibrium and are no longer increasing

**Parallel bridge tied load (PBTL)** is an output configuration in which one terminal of the speaker is connected to two half-bridges which have been placed in parallel and the other terminal is connected to another pair of half bridges placed in parallel

**r**<sub>DS(on)</sub> is a measure of the on-resistance of the MOSFETs used in the output stage of the amplifier.

Static controls/Static configurations are controls which do not change while the system is in normal use.

**Vias** are copper-plated through-hole in a PCB.

## **10.1.2 Development Support**

For TAS5805M Evaluation Module, TAS5805MEVM

Request PurePath<sup>TM</sup> Console Graphical Development Suite for Audio System Design and Development, PUREPATHCONSOLE

Request TAS5805M PPC3 app access by click 'Request Now' in TAS5805M product folder, TAS5805M

Or contact TI field support team to get the PPC3 platform access and TAS5805M app access.

Application notes: Minimize Idle Current in Portable Audio With TAS5805M Hybrid Mode

Application notes: TAS5805M Process Flows

Class-D LC Filter Design, Class-D LC Filter Design



## **10.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 10.3 サポート・リソース

TI E2E<sup>™</sup> サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接 得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得るこ とができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

## 10.4 Trademarks

PowerPAD<sup>™</sup> and TI E2E<sup>™</sup> are trademarks of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

## 10.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。 正しい ESD 対策をとらないと、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずか に変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

## 10.6 用語集

TI 用語集 この用語集には、用語や略語の一覧および定義が記載されています。

## Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com

10-Dec-2020

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TAS5805MPWP	ACTIVE	HTSSOP	PWP	28	50	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-25 to 85	5805	Samples
TAS5805MPWPR	ACTIVE	HTSSOP	PWP	28	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-25 to 85	5805	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

## PACKAGE OPTION ADDENDUM

10-Dec-2020



Texas

www.ti.com

## TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal
-----------------------------

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TAS5805MPWPR	HTSSOP	PWP	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

3-Jun-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TAS5805MPWPR	HTSSOP	PWP	28	2000	356.0	356.0	35.0

## TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

## TUBE



## - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
TAS5805MPWP	PWP	HTSSOP	28	50	530	10.2	3600	3.5
TAS5805MPWP	PWP	HTSSOP	28	50	530	10.2	3600	3.5

## **PWP 28**

## **GENERIC PACKAGE VIEW**

## PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

4.4 x 9.7, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





4224765/B


## **PWP0028M**



## **PACKAGE OUTLINE**

## PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.




## **PWP0028M**

## **EXAMPLE BOARD LAYOUT**

## PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.




## **PWP0028M**

## **EXAMPLE STENCIL DESIGN**

## PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



## 重要なお知らせと免責事項

TIは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや 設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供してお り、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的に かかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプ リケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載す ることは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを 自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022. Texas Instruments Incorporated