

🕳 Order

Now



# ADS114S06B, ADS114S08B

参考資料

JAJSDU5A - AUGUST 2017 - REVISED FEBRUARY 2020

# ADS114S0xB 低消費電力、低ノイズ、高集積、6および12チャネル、 4kSPS、16ビット、PGAおよび基準電圧付きデルタ-シグマADC

Technical

Documents

# 1 特長

- 低消費電力:最小 280µA
- プログラム可能ゲイン:1~128
- データ・レートをプログラム可能: 2.5SPS~ 4kSPS
- 低レイテンシのデジタル・フィルタによる 50Hz および 60Hz の同時リジェクション (20SPS 以下)
- 12 個 (ADS114S08B) または 6 個 (ADS114S06B) の個別選択可能な入力を持つアナログ・マルチプ レクサ
- センサ励起用のデュアル・マッチのプログラム可 能電流源:10µA~2000µA
- 内部基準電圧: 2.5V、ドリフト 8ppm/℃ (標準値)
- 内部発振器: 4.096MHz、2% 精度
- 内部温度センサ
- セルフ・オフセットおよびシステム較正
- 4 つの汎用 I/O
- SPI 互換のインターフェイス
- アナログ電源:ユニポーラ (2.7V~5.25V) または バイポーラ (±2.5V)
- デジタル電源: 2.7V~3.6V
- 動作温度範囲:-40℃~+125℃
- ADS114S0x とピン互換
- 2 アプリケーション
- フィールド・トランスミッタ: 温度、圧力、歪み、フロー
- PLC および DCS アナログ入力モジュール
- 温度コントローラ
- 人工気象室、産業用オーブン

# 3 概要

🧷 Tools &

Software

ADS114S06BおよびADS114S08Bは、16ビットの高精度 デルタ-シグマ(ΔΣ)型アナログ/デジタル・コンバータ(ADC) です。低い消費電力と多くの内蔵機能で、小信号を測定 するセンサ・アプリケーションのシステム・コストと部品点数 を削減できます。

Support &

Community

22

これらのADCは、ノイズの多い産業用環境で使用できるよう、50Hzまたは60Hzのリジェクションと低レイテンシの変換結果を実現するデジタル・フィルタを備えています。低ノイズのPGA (プログラマブル・ゲイン・アンプ)は、1~128のゲインを提供し、抵抗ブリッジや熱電対アプリケーション用に低レベルの信号を増幅します。また、プリント回路基板(PCB)の面積を削減する低ドリフトの2.5Vリファレンスを備えています。さらに、2つのプログラム可能な励起電流源(IDAC)により、高精度なRTDバイアスを簡単に実現できます。


### 入力マルチプレクサは、ADS114S08Bでは12個、

ADS114S06Bでは6個の入力をサポートしており、これらの入力は自由に組み合わせてADCに接続できるため、柔軟な設計が可能です。また、センサの過熱故障検出、熱電対用電圧バイアス、システム・モニタリング、4 つの汎用 I/O (GPIO)を備えています。

リードレス VQFN-32 または TQFP-32 パッケージで供給 されます。

製品情報					
発注型番	パッケージ(ピン)	本体サイズ			
ADS114S0xB	TQFP (32)	5.0mm×5.0mm			
AD311430XB	VQFN (32)	5.0mm×5.0mm			

# 機能ブロック図



#### ADS114S06B, ADS114S08B JAJSDU5A-AUGUST 2017-REVISED FEBRUARY 2020

Copyright © 2017–2020, Texas Instruments Incorporated

# 目次

1	特長	;1
2	アプ	リケーション1
3	概要	I1
4	改訂	'履歴2
5	Dev	ice Comparison Table 3
6	Pin	Configuration and Functions 3
7	Spe	cifications5
	7.1	Absolute Maximum Ratings5
	7.2	ESD Ratings5
	7.3	Recommended Operating Conditions 6
	7.4	Thermal Information 6
	7.5	Electrical Characteristics7
	7.6	Timing Requirements 10
	7.7	Switching Characteristics 10
	7.8	Typical Characteristics 13
8	Para	ameter Measurement Information 19
	8.1	Noise Performance 19
9	Deta	ailed Description 21
	9.1	Overview 21
	9.2	Functional Block Diagram 22
	9.3	Feature Description 23
	9.4	Device Functional Modes 42
	9.5	Programming 46

	9.6	Register Map	54
10	App	lication and Implementation	68
	10.1	Application Information	. 68
	10.2	Typical Application	. 73
	10.3	What To Do and What Not To Do	. 78
11	Pow	er Supply Recommendations	80
	11.1	Power Supplies	. 80
	11.2	Power-Supply Sequencing	. 80
	11.3	Power-On Reset	. 80
	11.4	Power-Supply Decoupling	. 80
12	Layo	out	81
	12.1	Layout Guidelines	. 81
	12.2	Layout Example	. 82
13	デバ	イスおよびドキュメントのサポート	83
	13.1	デバイス・サポート	. 83
	13.2	ドキュメントのサポート	. 83
	13.3	関連リンク	83
	13.4	ドキュメントの更新通知を受け取る方法	. 83
	13.5	コミュニティ・リソース	. 83
	13.6	商標	83
	13.7	静電気放電に関する注意事項	. 83
	13.8	Glossary	. 83
14	メカニ	ニカル、パッケージ、および注文情報	84

# 4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

### 2017年8月発行のものから更新

•	「機能ブロック図」画像に基準電圧検出ブロックを 追加	1
•	Added External Reference Monitor section in Electrical Characteristics table	
•	Added Reference monitor circuit row to I <sub>AVDD</sub> parameter in Additional Analog Supply Currents Per Function (AVDD = 3.3 V) section	9
•	追加 with low reference voltage level detection to Two sets of buffered external reference inputs bullet in Overview section	21
•	追加 discussion on how external reference inputs can be monitored in Overview section	. 21
•	追加 reference detection block to <i>Functional Block Diagram</i> image	. 22
•	削除 last sentence from Burn-Out Current Sources section	. 38
•	変更 Status Register section	
•	追加 External Reference Monitor section	
•	削除 sentence discussing global chop from <i>Offset Calibration</i> section	. 41
•	変更 description for filter reset for clarification	53
•	変更 bit 0 from 0 to FL_REF in register 01h and changed bit 6 from 0 to FL_REF_EN in register 05h in Configuration Register Map table	54
•	変更 bit 0 from 0 to FL_REF and added FL_REF to field descriptions table in Device Status Register	. 56
•	変更 bit 6 from 0 to FL_REF_EN and added FL_REF_EN to field descriptions table in Reference Control Register	. 60
•	変更 bit setting description for bits 4 and 5 in Reference Control Register for clarification	. <mark>6</mark> 0

# TEXAS INSTRUMENTS

www.ti.com


Page



# 5 Device Comparison Table

PRODUCT	RESOLUTION (Bits)	NUMBER OF INPUTS		
ADS114S08B	114S08B 16 12 analog inputs			
ADS114S06B	16	16 6 analog inputs		

# 6 Pin Configuration and Functions



NOTE: The analog input functions (AIN6-AIN11) are not available on pins 19 to 22, 31, and 32 for the ADS114S06B.

# ADS114S06B, ADS114S08B

JAJSDU5A-AUGUST 2017-REVISED FEBRUARY 2020

www.ti.com

NSTRUMENTS

**FEXAS** 

### **Pin Functions**

	PIN				
NO.	NAME	FUNCTION	DESCRIPTION <sup>(1)</sup>		
1	AINCOM	Analog input	Common analog input for single-ended measurements		
2	AIN5	Analog input	Analog input 5		
3	AIN4	Analog input	Analog input 4		
4	AIN3	Analog input	Analog input 3		
5	AIN2	Analog input	Analog input 2		
6	AIN1	Analog input	Analog input 1		
7	AIN0	Analog input	Analog input 0		
8	START/SYNC	Digital input	Start conversion		
9	CS	Digital input	Chip select; active low		
10	DIN	Digital input	Serial data input		
11	SCLK	Digital input	Serial clock input		
12	DOUT/DRDY	Digital output	Serial data output combined with data ready; active low		
13	DRDY	Digital output	Data ready; active low		
14	DGND	Digital ground	Digital ground		
15	IOVDD	Digital supply	Digital I/O power supply. In case IOVDD is not tied to DVDD, connect a 100-nF (or larger) capacitor DGND.		
16	DVDD	Digital supply	Digital core power supply. Connect a 100-nF (or larger) capacitor to DGND.		
17	CLK	Digital input	External clock input. Connect to DGND to use the internal oscillator.		
18	RESET	Digital input	Reset; active low		
19	GPIO3/AIN11	Analog input/output	General-purpose I/O <sup>(2)</sup> ; analog input 11 (ADS114S08B only)		
20	GPIO2/AIN10	Analog input/output	General-purpose I/O <sup>(2)</sup> ; analog input 10 (ADS114S08B only)		
21	GPIO1/AIN9	Analog input/output	General-purpose I/O <sup>(2)</sup> ; analog input 9 (ADS114S08B only)		
22	GPIO0/AIN8	Analog input/output	General-purpose I/O <sup>(2)</sup> ; analog input 8 (ADS114S08B only)		
23	REFOUT	Analog output	Positive voltage reference output. Connect a $1-\mu F$ to $47-\mu F$ capacitor to REFCOM if the internal voltage reference is enabled.		
24	REFCOM	Analog output	Negative voltage reference output. Connect to AVSS.		
25	NC		Leave unconnected or connect to AVSS		
26	AVDD	Analog supply	Positive analog power supply. Connect a 330-nF (or larger) capacitor to AVSS.		
27	AVSS	Analog supply	Negative analog power supply		
28	AVSS	Analog supply	Negative analog power supply		
29	REFN0	Analog input	Negative external reference input 0		
30	REFP0	Analog input	Positive external reference input 0		
31	REFN1/AIN7	Analog input	Negative external reference input 1; analog input 7 (ADS114S08B only)		
32	REFP1/AIN6	Analog input	Positive external reference input 1; analog input 6 (ADS114S08B only)		
Pad	Thermal Pad	_	RHB package only. Thermal power pad. Connect to AVSS.		

See the *Unused Inputs and Outputs* section for details on how to connect unused pins.
 General-purpose inputs and outputs use logic levels based on the analog supply.



# 7 Specifications

# 7.1 Absolute Maximum Ratings<sup>(1)</sup>

		MIN	MAX	UNIT
Power-supply voltage	AVDD to AVSS	-0.3	5.5	
	AVSS to DGND	-2.8	0.3	V
Power-supply vollage	DVDD to DGND	-0.3	3.9	v
	IOVDD to DGND	-0.3	5.5	
Analog input voltage	AINx, GPIOx, REFPx, REFNx, REFCOM	AVSS – 0.3	AVDD + 0.3	V
Digital input voltage	CS, SCLK, DIN, DOUT/DRDY, DRDY, START, RESET, CLK	DGND - 0.3	IOVDD + 0.3	V
logut ourroot	Continuous, REFN0, REFOUT	-100	100	mA
Input current	Continuous, all other pins except power-supply pins	-10	10	IIIA
Tama anatuma	Junction, T <sub>J</sub>		150	- °C
Temperature	Storage, T <sub>stg</sub>	-60	150	C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended (1) Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatio discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2500	N/
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	v

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
 JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

JAJSDU5A - AUGUST 2017 - REVISED FEBRUARY 2020

**ISTRUMENTS** www.ti.com

EXAS

# 7.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
POWER	SUPPLY		1		4	
		AVDD to AVSS	2.7		5.25	
	Analog power supply	AVSS to DGND	-2.625	0	0.05	V
		AVDD to DGND	1.5		5.25	
	Digital core power supply	DVDD to DGND	2.7		3.6	V
	Digital IO power supply	IOVDD to DGND	DVDD		5.25	V
ANALOG	INPUTS <sup>(1)</sup>	1	1			
		PGA bypassed	AVSS - 0.05		AVDD + 0.05	
V <sub>(AINx)</sub>	Absolute input voltage <sup>(2)</sup>	PGA enabled, gain = 1 to 16	AVSS + 0.15 +  V <sub>INMAX</sub>  ·(Gain – 1) / 2	V	AVDD – 0.15 – <sub>NMAX</sub>  ·(Gain –1) / 2	V
		PGA enabled, gain = 32 to 128	AVSS + 0.15 + 15.5· V <sub>INMAX</sub>		AVDD – 0.15 – 15.5· V <sub>INMAX</sub>	
V <sub>IN</sub>	Differential input voltage	$V_{IN} = V_{AINP} - V_{AINN}$	–V <sub>REF</sub> / Gain		V <sub>REF</sub> / Gain	V
VOLTAG	E REFERENCE INPUTS <sup>(3)</sup>					
V <sub>REF</sub>	Differential reference input voltage	$V_{\text{REF}} = V_{(\text{REFPx})} - V_{(\text{REFNx})}$	0.5		AVDD – AVSS	V
V <sub>(REFNx)</sub>	Absolute negative reference	Negative reference buffer disabled	AVSS - 0.05		$V_{(REFPx)} - 0.5$	V
	voltage	Negative reference buffer enabled	AVSS		V <sub>(REFPx)</sub> – 0.5	V
	Absolute positive reference	Positive reference buffer disabled	V <sub>(REFNx)</sub> + 0.5		AVDD + 0.05	V
V <sub>(REFPx)</sub>	voltage	Positive reference buffer enabled	V <sub>(REFNx)</sub> + 0.5		AVDD	V
EXTERN	AL CLOCK SOURCE <sup>(4)</sup>		·			
f <sub>CLK</sub>	External clock frequency		2	4.096	4.5	MHz
	Duty cycle		40%	50%	60%	
GENERA	L-PURPOSE INPUTS (GPIOs)					
	Input voltage		AVSS - 0.05		AVDD + 0.05	V
DIGITAL	INPUTS (Other than GPIOs)					
	Input voltage		DGND		IOVDD	V
TEMPER	ATURE RANGE					
T <sub>A</sub>	Operating ambient temperature		-40		125	°C

(1) AINP and AINN denote the positive and negative inputs of the PGA. Any of the available analog inputs (AINx) can be selected as either All  $V_{\text{INMAX}}$  denotes the positive and negative inputs of the PGA. Any of the available analog inputs (All  $V_{\text{INMAX}}$ ) can be selected as either AIN<sub>P</sub> or AIN<sub>N</sub> by the input multiplexer.  $V_{\text{INMAX}}$  denotes the maximum differential input voltage,  $V_{\text{IN}}$ , that is expected in the application.  $|V_{\text{INMAX}}|$  can be smaller than  $V_{\text{REF}}$  / Gain. REFPx and REFNx denote one of the two available external differential reference input pairs. An external clock is not required when the internal oscillator is used.

(2)

(3) (4)

# 7.4 Thermal Information

		ADS114S06B,	ADS114S08B	
	THERMAL METRIC	VQFN (RHB)	TQFP (PBS)	UNIT
		32 PINS	32 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	45.2	75.5	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	28.3	17.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	15.8	28.5	°C/W
ΨJT	Junction-to-top characterization parameter	0.4	0.4	°C/W
Ψјв	Junction-to-board characterization parameter	15.7	28.3	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	2.3	n/a	°C/W



# 7.5 Electrical Characteristics

minimum and maximum specifications apply from  $T_A = -40^{\circ}$ C to +125°C; typical specifications are at  $T_A = 25^{\circ}$ C; all specifications are at AVDD = 2.7 V to 5.25 V, AVSS = 0 V, DVDD = IOVDD = 3.3 V, all gains, internal reference, internal oscillator, and all data rates (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYI	P MAX	UNIT
ANALO	G INPUTS				
	Absolute input current	PGA bypassed, AVSS + 0.1 V $\leq$ V <sub>(AINx)</sub> $\leq$ AVDD - 0.1 V	±0.:	5	nA
		PGA enabled, gain 1 to 128, $V_{(AINx)MIN} \le V_{(AINx)} \le V_{(AINx)MAX}$	-10 ±0.	1 10	IIA
	Differential input current	PGA bypassed, $V_{CM} = AVDD / 2, -V_{REF} \le V_{IN} \le V_{REF}$	±	1	nA/V
		PGA enabled, gain 1 to 128, $V_{CM} = AVDD / 2, -V_{REF} / Gain \le V_{IN} \le V_{REF} / Gain$	±0.0	2	nA
PGA					
	Gain settings		1, 2, 4, 8, 16 32, 64, 12		
	Startup time	Enabling the PGA in conversion mode	19	0	μs
SYSTE	M PERFORMANCE				
-	Resolution (no missing codes)		16		Bits
DR	Data rate		2.5, 5, 10, 16.6 20, 50, 60, 100 200, 400, 800 1000, 2000, 400	, ,	SPS
INL	Integral poplinearity (heat fit)	PGA bypassed, V <sub>CM</sub> = AVDD / 2 1		1	
IINL	Integral nonlinearity (best fit)	PGA enabled, gain = 1 to 128, $V_{CM}$ = AVDD / 2		2 25	ppm <sub>FSI</sub>
	Input offset voltage	PGA bypassed	2	0	
		PGA enabled, gain = 1 to 8	20 / Gai	า	
		PGA enabled, gain = 16 to 128		2	
V <sub>IO</sub>		PGA bypassed, after internal offset calibration	On the order of noise <sub>PP</sub> at the set DR and gai		μV
		PGA enabled, gain = 1 to 128, after internal offset calibration	On the order of noise <sub>PP</sub> at the set DR and gai		
	Offset drift	PGA bypassed	1	0	nV/°C
	Onset drift	PGA enabled, gain = 1 to 128	1	5	IIV/ C
	Gain error <sup>(1)</sup>	$T_A = 25^{\circ}C$ , PGA bypassed	0.01%	6 0.1%	
	Gainenor	$T_A = 25^{\circ}C$ , PGA enabled, gain = 1 to 128	0.025%	6 0.2%	
	Gain drift <sup>(1)</sup>	PGA bypassed	0.	5	ppm/°C
	Gain dhit.	PGA enabled, gain = 1 to 128		1	ppin/ C
	Noise (input-referred)		See the Noise Performan	nce section	
		$f_{IN} = 50 \text{ Hz or } 60 \text{ Hz } (\pm 1 \text{ Hz}), \text{ DR} = 20 \text{ SPS}$	75 9	5	
NMRR	Normal-mode rejection ratio <sup>(2)</sup>	$f_{\text{IN}}$ = 50 Hz or 60 Hz (±1 Hz), DR = 20 SPS, external $f_{\text{CLK}}$ = 4.096 MHz	95		dB
		At dc	12	)	
CMRR	Common-mode rejection ratio	f <sub>CM</sub> = 50 Hz or 60 Hz (±1 Hz), DR = 2.5 SPS, 5 SPS, 10 SPS, 20 SPS	12	5	dB
		AVDD at dc	10	5	
PSRR	Power-supply rejection ratio	AVDD at 50 Hz or 60 Hz	11	5	dB
		DVDD at dc	11	5	1

(1) Excluding error of voltage reference.

(2) See the 50-Hz and 60-Hz Line Cycle Rejection section for more information.

# **Electrical Characteristics (continued)**

minimum and maximum specifications apply from  $T_A = -40^{\circ}C$  to  $+125^{\circ}C$ ; typical specifications are at  $T_A = 25^{\circ}C$ ; all specifications are at AVDD = 2.7 V to 5.25 V, AVSS = 0 V, DVDD = IOVDD = 3.3 V, all gains, internal reference, internal oscillator, and all data rates (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VOLTA	GE REFERENCE INPUTS	· · · · · ·				
		Reference buffers disabled, external V <sub>REF</sub> = 2.5 V, REFP1/REFN1 inputs		4		µA/V
	Absolute input current	Reference buffers enabled, external $V_{REF} = 2.5 V$ , REFP1/REFN1 inputs		5		nA
INTERN	AL VOLTAGE REFERENCE	· · · · ·				
V <sub>REF</sub>	Output voltage			2.5		V
	Accuracy	$T_A = 25^{\circ}C$	-0.2%	±0.01%	0.2%	
	Temperature drift			8	40	ppm/°
		AVDD = 2.7 V to 3.3 V, sink and source	-5		5	
	Output current	AVDD = 3.3 V to 5.25 V, sink and source	-10		10	mA
	Short-circuit current limit	Sink and source		70	100	mA
PSRR	Power-supply rejection ratio	AVDD at dc		85		dB
		AVDD = 2.7 V  to  3.3 V, load current = -5 mA to 5 mA		8		
	Load regulation	AVDD = 3.3 V  to  5.25 V, load current = -10 mA to 10 mA		8		µV/m/
	Startup time	1-µF capacitor on REFOUT, 0.001% settling		5.9		ms
	Capacitive load stability	Capacitor on REFOUT	1		47	μF
	Reference noise	f = 0.1 Hz to 10 Hz, 1-µF capacitor on REFOUT		9		μV <sub>PP</sub>
INTERN	AL OSCILLATOR					
f <sub>CLK</sub>	Frequency			4.096		MHz
	Accuracy		-2%		2%	
EXCITA	TION CURRENT SOURCES (IDA	ACS)				
	Current settings		25	10, 50, 100, 0, 500, 750, 1500, 2000		μA
		10 μA to 750 μA, 0.1% deviation	AVSS	,	AVDD - 0.4	
	Compliance voltage <sup>(3)</sup>	1 mA to 2 mA, 0.1% deviation	AVSS		AVDD - 0.6	V
	Accuracy (each IDAC)	$T_{\rm A} = 25^{\circ}$ C, 10 µA to 2 mA	-6%	±1%	6%	
	Current mismatch between IDACs	$T_A = 25^{\circ}$ C, 10 µA to 2 mA	070	0.2%	078	
	Temperature drift (each IDAC)	10 µA to 2 mA		100		ppm/°
	Temperature drift matching between IDACs	10 µA to 2 mA		10		ppm/°(
	Startup time	With internal reference already settled. From end of WREG command to current flowing out of pin.		22		μs
BIAS V	OLTAGE					
V <sub>BIAS</sub>	Output voltage		(AVDD	+ AVSS) / 2		V
	Output impedance			350		Ω
	Startup time	Combined capacitive load on all selected analog inputs $C_{LOAD}$ = 1 $\mu$ F, 0.1% settling		2.8		ms
BURNC	UT CURRENT SOURCES (BOC	S)				
	Current settings			0.2, 1, 10		μA
		0.2 µA, sinking or sourcing		±8%		
	Accuracy	1 μA, sinking or sourcing		±4%		
		10 µA, sinking or sourcing		±2%		
						·
EXTER	NAL REFERENCE MONITOR					

(3) The IDAC current does not change by more than 0.1% from the nominal value when staying within the specified compliance voltage.



# **Electrical Characteristics (continued)**

minimum and maximum specifications apply from  $T_A = -40^{\circ}$ C to  $+125^{\circ}$ C; typical specifications are at  $T_A = 25^{\circ}$ C; all specifications are at AVDD = 2.7 V to 5.25 V, AVSS = 0 V, DVDD = IOVDD = 3.3 V, all gains, internal reference, internal oscillator, and all data rates (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
SUPPL	Y VOLTAGE MONITORS				
	Accuracy	(AVDD – AVSS) / 4 monitor		±1%	
	Accuracy	DVDD / 4 monitor		±1%	
ГЕМРЕ	RATURE SENSOR		1		
	Output voltage	$T_A = 25^{\circ}C$		129	mV
	Temperature coefficient			403	µV/°C
GENER	AL-PURPOSE INPUT/OUTPU	JTS (GPIOs)			
V <sub>IL</sub>	Logic input level, low		AVSS - 0.05	0.3 AVDD	V
V <sub>IH</sub>	Logic input level, high		0.7 AVDD	AVDD + 0.05	V
V <sub>OL</sub>	Logic output level, low	I <sub>OL</sub> = 1 mA	AVSS	0.2 AVDD	V
V <sub>ОН</sub>	Logic output level, high	I <sub>OH</sub> = 1 mA	0.8 AVDD	AVDD	V
DIGITA	L INPUT/OUTPUTS				
VIL	Logic input level, low		DGND	0.3 IOVDD	V
VIH	Logic input level, high		0.7 IOVDD	IOVDD	V
V <sub>OL</sub>	Logic output level, low	I <sub>OL</sub> = 1 mA	DGND	0.2 IOVDD	V
V <sub>OH</sub>	Logic output level, high	I <sub>OH</sub> = 1 mA	0.8 IOVDD	IOVDD	V
	Input current	DGND ≤ V <sub>Digital Input</sub> ≤ IOVDD	-1	1	μA
	G SUPPLY CURRENT (AVDI d, Internal Oscillator, All Dat	D = 3.3 V, External Reference, Internal Reference Disa	bled, Reference Buffers	s Disabled, IDACs Disabled,	VBIAS
Disable		Power-down mode		0.1	
	Analog supply current	Standby mode, PGA bypassed		70	
		Conversion mode, PGA bypassed		85	
		Conversion mode, PGA enabled, gain = 1, 2		120	
AVDD		Conversion mode, PGA enabled, gain = 4, 8		140	μA
		Conversion mode, PGA enabled, gain = 16, 32		140	
		Conversion mode, PGA enabled, gain = 64		200	
		Conversion mode, PGA enabled, gain = 128		250	
		RRENTS PER FUNCTION (AVDD = 3.3 V)		230	
		Internal 2.5-V reference, no external load		185	
		Positive reference buffer		35	
		Negative reference buffer		25	
		VBIAS buffer, no external load		10	
		IDAC overhead, 10 µA to 250 µA		20	
I <sub>AVDD</sub>	Analog supply current	IDAC overhead, 500 µA to 750 µA		30	μA
		IDAC overhead, 1 mA		40	
		IDAC overhead, 1.5 mA		50	
		IDAC overhead, 2 mA		65	
		Reference monitor circuit		10	
		D = IOVDD = 3.3 V, All Data Rates, SPI Not Active)		10	
		Power-down mode, internal oscillator		0.1	
		Standby mode, internal oscillator		185	
I <sub>DVDD</sub> +	Digital supply current	Conversion mode, internal oscillator		225	μA
		Conversion mode, external f <sub>CLK</sub> = $4.096$ MHz		195	
POWER	2 DISSIPATION (AVDD = DVD	DD = IOVDD = 3.3 V, Internal Reference Enabled, Refer	rence Buffers Disabled,		abled,
Internal	Oscillator, All Data Rates, V	/ <sub>IN</sub> = 0 V, SPI Not Active)			1
P <sub>D</sub>	Power dissipation	Conversion mode, PGA enabled, gain = 1		1.75	mW

JAJSDU5A - AUGUST 2017 - REVISED FEBRUARY 2020



www.tij.co.jp

# 7.6 Timing Requirements

over operating ambient temperature range, DVDD = 2.7 V to 3.6 V, IOVDD = DVDD to 5.25 V, and DOUT/ $\overline{DRDY}$  load = 20 pF || 100 k $\Omega$  to  $\overline{DGND}$  (unless otherwise noted)

		MIN	MAX	UNIT <sup>(1)</sup>
SERIAL IN	TERFACE			
t <sub>d(CSSC)</sub>	Delay time, first SCLK rising edge after CS falling edge	20		ns
t <sub>d(SCCS)</sub>	Delay time, CS rising edge after final SCLK falling edge	20		ns
t <sub>w(CSH)</sub>	Pulse duration, CS high	30		ns
t <sub>c(SC)</sub>	SCLK period	100		ns
t <sub>w(SCH)</sub>	Pulse duration, SCLK high	40		ns
t <sub>w(SCL)</sub>	Pulse duration, SCLK low	40		ns
t <sub>su(DI)</sub>	Setup time, DIN valid before SCLK falling edge	15		ns
t <sub>h(DI)</sub>	Hold time, DIN valid after SCLK falling edge	20		ns
t <sub>d(CMD)</sub>	Delay time, between bytes or commands	0		ns
RESET PI	l É			
t <sub>w(RSL)</sub>	Pulse duration, RESET low	4		t <sub>CLK</sub>
t <sub>d(RSSC)</sub>	Delay time, first SCLK rising edge after RESET rising edge (or 7th SCLK falling edge of RESET command)	4096		t <sub>CLK</sub>
START/SY	NC PIN			
t <sub>w(STH)</sub>	Pulse duration, START/SYNC high	4		t <sub>CLK</sub>
t <sub>w(STL)</sub>	Pulse duration, START/SYNC low	4		t <sub>CLK</sub>
t <sub>su(STDR)</sub>	Setup time, START/SYNC falling edge (or 7th SCLK falling edge of STOP command) before DRDY falling edge to stop further conversions (continuous conversion mode)	32		t <sub>CLK</sub>

(1)  $t_{CLK} = 1 / f_{CLK}$ .


# 7.7 Switching Characteristics

over operating ambient temperature range, DVDD = 2.7 V to 3.6 V, IOVDD = DVDD to 5.25 V, and DOUT/DRDY load = 20 pF || 100 k $\Omega$  to DGND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT <sup>(1)</sup>
t <sub>p(CSDO)</sub>	Propagation delay time, $\overline{\text{CS}}$ falling edge to DOUT driven		0	25	ns
t <sub>p(SCDO)</sub>	Propagation delay time, SCLK rising edge to valid new DOUT		3	30	ns
t <sub>p(CSDOZ)</sub>	Propagation delay time, $\overline{\text{CS}}$ rising edge to DOUT high impedance		0	25	ns
t <sub>p(STDR)</sub>	Propagation delay time, START/SYNC rising edge (or first SCLK rising edge of any command or data read) to DRDY rising edge			2	t <sub>CLK</sub>
t <sub>w(DRH)</sub>	Pulse duration, DRDY high		24		t <sub>CLK</sub>
t <sub>p(GPIO)</sub>	Propagation delay time, last SCLK falling edge of WREG command to GPIOx output valid		3	100	ns
	SPI timeout per 8 bits <sup>(2)</sup>		2 <sup>15</sup>		t <sub>CLK</sub>


(1)  $t_{CLK} = 1 / f_{CLK}$ (2) The SPI interface resets when an entire byte is not sent within the specified timeout time.






NOTE: Single-byte communication is shown. Actual communication can be multiple bytes.

### I. Serial Interface Timing Requirements




NOTE: Single-byte communication is shown. Actual communication can be multiple bytes.

# 図 2. Serial Interface Switching Characteristics



# 図 3. RESET Pin and RESET Command Timing Requirements









### ADS114S06B, ADS114S08B JAJSDU5A – AUGUST 2017 – REVISED FEBRUARY 2020

www.tij.co.jp













# 7.8 Typical Characteristics




# **Typical Characteristics (continued)**






# **Typical Characteristics (continued)**




# **Typical Characteristics (continued)**






### **Typical Characteristics (continued)**



# **Typical Characteristics (continued)**





# 8 Parameter Measurement Information

## 8.1 Noise Performance

Delta-sigma ( $\Delta\Sigma$ ) analog-to-digital converters (ADCs) are based on the principle of oversampling. The input signal of a  $\Delta\Sigma$  ADC is sampled at a high frequency (modulator frequency) and subsequently filtered and decimated in the digital domain to yield a conversion result at the respective output data rate. The ratio between modulator frequency and output data rate is called the *oversampling ratio* (OSR). By increasing the OSR, and thus reducing the output data rate, the noise performance of the ADC can be optimized. In other words, the input-referred noise drops when reducing the output data rate because more samples of the internal modulator are averaged to yield one conversion result. Increasing the gain also reduces the input-referred noise, which is particularly useful when measuring low-level signals.

表 1 and 表 2 summarize the device noise performance. Data are representative of typical noise performance at  $T_A = 25^{\circ}$ C using the internal 2.5-V reference. Data shown are based on 512 consecutive samples from a single device with inputs internally shorted. 表 1 lists the input-referred root mean square noise in units of  $\mu V_{RMS}$  for the conditions shown. Peak-to-peak ( $\mu V_{PP}$ ) values are shown in parentheses. 表 2 lists the corresponding data in effective resolution calculated from  $\mu V_{RMS}$  values using 式 1. Noise-free resolution is calculated from  $\mu V_{PP}$  values using 式 2.

The input-referred noise ( $\frac{1}{2}$ ) only changes marginally when using an external low-noise reference, such as the REF5025. To calculate effective resolution and noise-free resolution when using a reference voltage other than 2.5 V, use  $\frac{1}{2}$  and  $\frac{1}{2}$ :

Effective Resolution = $\ln[(2 \cdot V_{REF} / Gain) / V_{RMS-Noise}] / \ln(2)$	(1)
Noise-Free Resolution= In[(2 · V <sub>REF</sub> / Gain) / V <sub>PP-Noise</sub> ] / In(2)	(2)

Noise performance with the PGA bypassed are identical to the noise performance of the device with gain = 1.

DATA								
RATE (SPS)	1	2	4	8	16	32	64	128
2.5	76.3 (76.3)	38.1 (38.1)	19.1 (19.1)	9.5 (9.5)	4.8 (4.8)	2.4 (2.4)	1.2 (1.2)	0.60 (0.60)
5	76.3 (76.3)	38.1 (38.1)	19.1 (19.1)	9.5 (9.5)	4.8 (4.8)	2.4 (2.4)	1.2 (1.2)	0.60 (0.60)
10	76.3 (76.3)	38.1 (38.1)	19.1 (19.1)	9.5 (9.5)	4.8 (4.8)	2.4 (2.4)	1.2 (1.2)	0.60 (0.60)
16.6	76.3 (76.3)	38.1 (38.1)	19.1 (19.1)	9.5 (9.5)	4.8 (4.8)	2.4 (2.4)	1.2 (1.2)	0.60 (0.60)
20	76.3 (76.3)	38.1 (38.1)	19.1 (19.1)	9.5 (9.5)	4.8 (4.8)	2.4 (2.4)	1.2 (1.2)	0.60 (0.60)
50	76.3 (76.3)	38.1 (38.1)	19.1 (19.1)	9.5 (9.5)	4.8 (4.8)	2.4 (2.4)	1.2 (1.2)	0.60 (0.60)
60	76.3 (76.3)	38.1 (38.1)	19.1 (19.1)	9.5 (9.5)	4.8 (4.8)	2.4 (2.4)	1.2 (1.2)	0.60 (0.90)
100	76.3 (76.3)	38.1 (38.1)	19.1 (19.1)	9.5 (9.5)	4.8 (4.8)	2.4 (2.4)	1.2 (1.4)	0.60 (1.3)
200	76.3 (76.3)	38.1 (38.1)	19.1 (19.1)	9.5 (9.5)	4.8 (4.8)	2.4 (2.4)	1.2 (1.9)	0.60 (1.7)
400	76.3 (76.3)	38.1 (38.1)	19.1 (19.1)	9.5 (9.5)	4.8 (4.8)	2.4 (2.8)	1.2 (2.9)	0.60 (2.3)
800	76.3 (76.3)	38.1 (38.1)	19.1 (19.1)	9.5 (9.5)	4.8 (4.8)	2.4 (4.0)	1.2 (3.8)	0.60 (3.2)
1000	76.3 (76.3)	38.1 (38.1)	19.1 (19.1)	9.5 (9.5)	4.8 (4.8)	2.4 (5.1)	1.2 (4.3)	0.60 (3.8)
2000	76.3 (83)	38.1 (80)	19.1 (32)	9.5 (17)	4.8 (11)	2.4 (6.7)	1.2 (6.6)	1.0 (6.5)
4000	103 (629)	38.1 (404)	24 (160)	12 (70)	6.4 (39)	3.3 (21)	3.1 (21)	2.6 (20)

#### 表 1. Noise in $\mu$ V<sub>RMS</sub> ( $\mu$ V<sub>PP</sub>) at AVDD = 3.3 V, AVSS = 0 V, PGA Enabled, and Internal 2.5-V Reference



# 表 2. Effective Resolution From RMS Noise (Noise-Free Resolution From Peak-to-Peak Noise) at AVDD = 3.3 V, AVSS = 0 V, PGA Enabled, and Internal 2.5-V Reference

DATA								
RATE (SPS)	1	2	4	8	16	32	64	128
2.5	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)
5	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)
10	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)
16.6	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)
20	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)
50	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (15.5)
60	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (15.4)
100	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (15.8)	16 (14.9)
200	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (15.3)	16 (14.5)
400	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (15.8)	16 (14.7)	16 (14.0)
800	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (15.2)	16 (14.3)	16 (13.6)
1000	16 (16)	16 (16)	16 (16)	16 (16)	16 (15.8)	16 (14.9)	16 (14.2)	16 (13.3)
2000	16 (15.9)	16 (14.9)	16 (15.3)	16 (15.2)	16 (14.8)	16 (14.5)	16 (13.5)	15.2 (12.6)
4000	16 (13.0)	16 (12.6)	15.7 (12.9)	16 (13.1)	15.6 (13.0)	15.5 (12.9)	14.4 (11.9)	13.6 (10.9)



# 9 Detailed Description

# 9.1 Overview

The ADS114S06B and ADS114S08B are precision 16-bit, delta-sigma ( $\Delta\Sigma$ ) analog-to-digital converters (ADCs) with an integrated analog front-end (AFE) to simplify precision sensor connections. The ADC provides output data rates from 2.5 SPS to 4000 SPS for flexibility in resolution and data rates over a wide range of applications. The low-noise and low-drift architecture make these devices suitable for precise measurement of low-voltage sensors, such as load cells and temperature sensors.

The ADS114S0xB incorporates several features that simplify precision sensor measurements. Key integrated features include:

- Low-noise, CMOS PGA
- Low-drift, 2.5-V voltage reference
- Two sets of buffered external reference inputs with low reference voltage level detection
- Dual, matched, sensor-excitation current sources (IDACs)
- Internal 4.096-MHz oscillator
- Temperature sensor
- Four general-purpose input/output pins (GPIOs)

As described in the *Functional Block Diagram* section, these devices provide 12 (ADS114S08B) or six (ADS114S06B) analog inputs that are configurable as either single-ended inputs, differential inputs, or any combination of the two. Many of the analog inputs have additional features as programmed by the user. The analog inputs can be programmed to enable the following extended features:

- Two sensor excitation current sources: all analog input pins (and REFP1 and REFN1 on the ADS114S06B)
- Sensor biasing voltage (VBIAS): pins AIN0, AIN1, AIN2, AIN3, AIN4, AIN5, AINCOM
- Four GPIO pins: AIN8, AIN9, AIN10, AIN11 (ADS114S08B only, the ADS114S06B has dedicated GPIOs)
- Sensor burn-out current sources: analog input pins selected for ADC input

Following the input multiplexer (MUX), the ADC features a high input-impedance, low-noise, programmable gain amplifier (PGA), eliminating the need for an external amplifier. The PGA gain is programmable from 1 to 128 in binary steps. The PGA can be bypassed to allow the input range to extend 50 mV below ground or above supply.

An inherently stable  $\Delta\Sigma$  modulator measures the ratio of the input voltage to the reference voltage to provide the ADC result. The ADC operates with the internal 2.5-V reference, or with up to two external reference inputs. The external reference inputs can be continuously monitored for low voltage. The REFOUT pin provides the buffered 2.5-V internal voltage reference output that can be used to bias external circuitry.

The digital filter provides settled data with 50-Hz and 60-Hz line-cycle rejection at data rates of 2.5 SPS, 5 SPS, 10 SPS, and 20 SPS, 50-Hz rejection at data rates of 16.6 SPS and 50 SPS, and 60-Hz rejection at a data rate of 60 SPS.

Two programmable excitation current sources provide bias to resistive sensors [such as resistance temperature detectors (RTDs) or thermistors]. The ADC integrates several system monitors for read back, such as temperature sensor and supply monitors. Four GPIO pins are available as either dedicated pins (ADS114S06B) or combined with analog input pins (ADS114S08B).

The ADS114S0xB system clock is either provided by the internal low-drift, 4.096-MHz oscillator or an external clock source on the CLK input.

The SPI-compatible serial interface is used to read the conversion data and also to configure and control the ADC. The serial interface consists of four signals: CS, SCLK, DIN, and DOUT/DRDY. The dual function DOUT/DRDY output indicates when conversion data are ready and also provides the data output. The serial interface can be implemented with as little as three connections by tying CS low. Start ADC conversions with either the START/SYNC pin or with commands. The ADC can be programmed for a continuous conversion mode or to perform single-shot conversions.

ADS114S06B, ADS114S08B

JAJSDU5A - AUGUST 2017 - REVISED FEBRUARY 2020






# **Overview (continued)**

The AVDD analog supply operates with bipolar supplies from  $\pm 1.5$  V to  $\pm 2.625$  V or with a unipolar supply from 2.7 V to 5.25 V. For unipolar-supply operation, use the VBIAS voltage to bias isolated (floating) sensors. The digital supplies operate with unipolar supplies only. The DVDD digital power supply operates from 2.7 V to 3.6 V and the IOVDD supply operates from DVDD to 5.25 V.

# 9.2 Functional Block Diagram





#### 9.3 Feature Description

#### 9.3.1 Multiplexer

The ADS114S0xB contains a flexible input multiplexer; see  $\boxtimes$  42. Select any of the six (ADS114S06B) or 12 (ADS114S08B) analog inputs as the positive or negative input for the PGA using the MUX\_P[3:0] and MUX\_N[3:0] bits in the input multiplexer register (02h). In addition, AINCOM can be selected as the positive or negative PGA input. AINCOM is treated as a regular analog input, as is AINx. Use AINCOM in single-ended measurement applications as the common input for the other analog inputs.

The multiplexer also routes the excitation current sources to drive resistive sensors (bridges, RTDs, and thermistors) and can provide bias voltages for unbiased sensors (unbiased thermocouples for example) to analog input pins.

The ADS114S0xB also contains a set of system monitor functions measured through the multiplexer. The inputs can be shorted together at mid-supply [(AVDD + AVSS) / 2] to measure and calibrate the input offset of the analog front-end and the ADC. The system monitor also includes a temperature sensor that provides a measurement of the device temperature. The system monitor can also measure the analog and digital supplies, measuring [(AVDD - AVSS) / 4] for the analog supply or DVDD / 4 for the digital supply. Finally, the system monitor contains a set of burn-out current sources that pull the inputs to either supply if the sensor has burned out and has a high impedance so that the ADC measures a full-scale reading.

The multiplexer implements a break-before-make circuit. When changing the multiplexer channels using the MUX\_P[3:0] and MUX\_N[3:0] bits, the device first disconnects the PGA inputs from the analog inputs and connects them to mid-supply for  $2 \cdot t_{CLK}$ . In the next step, the PGA inputs connect to the selected new analog input channels. This break-before-make behavior ensures the ADC always starts from a known state and that the analog inputs are not momentarily shorted together.

Electrostatic discharge (ESD) diodes to AVDD and AVSS protect the inputs. The absolute voltage on any input must stay within the range provided by  $\vec{x}$  3 to prevent the ESD diodes from turning on:


$$AVSS - 0.3 V < V_{(AINx)} < AVDD + 0.3 V$$

External Schottky clamp diodes or series resistors may be required to limit the input current to safe values (see the *Absolute Maximum Ratings* table). Overdriving an unselected input on the device can affect conversions taking place on other input pins.

(3)



# Feature Description (continued)



- (1)  $AIN_P$  and  $AIN_N$  are connected together to (AVDD + AVSS) / 2 for offset measurement.
- (2) Measurement for the analog supply equivalent to (AVDD AVSS) / 4.
- (3) Measurement for the analog supply equivalent to DVDD / 4.


# 図 42. Analog Input Multiplexer



#### Feature Description (continued)

#### 9.3.2 Low-Noise Programmable Gain Amplifier

The ADS114S06B and ADS114S08B feature a low-drift, low-noise, high input impedance programmable gain amplifier (PGA). Z 43 shows a simplified diagram of the PGA. The PGA consists of two chopper-stabilized amplifiers (A1 and A2) and a resistor feedback network that sets the gain of the PGA. The PGA input is equipped with an electromagnetic interference (EMI) filter and an antialiasing filter on the output.



### 図 43. Simplified PGA Diagram

The PGA can be set to gains of 1, 2, 4, 8, 16, 32, 64, or 128 using the GAIN[2:0] bits in the gain setting register (03h). Gain is changed inside the device using a variable resistor, R<sub>G</sub>. The differential full-scale input voltage range (FSR) of the PGA is defined by the gain setting and the reference voltage used, as shown in 式 4: (4)

 $FSR = \pm V_{RFF} / Gain$ 

表 3 shows the corresponding full-scale ranges when using the internal 2.5-V reference.

GAIN SETTING	FSR
1	±2.5 V
2	±1.25 V
4	±0.625 V
8	±0.313 V
16	±0.156 V
32	±0.078 V
64	±0.039 V
128	±0.020 V

#### 表 3. PGA Full-Scale Range

The PGA must be enabled with the PGA\_EN[1:0] bits of the gain setting register (03h). Setting these bits to 00 powers down and bypasses the PGA. A setting of 01 enables the PGA. The 10 and 11 settings are reserved and must not be written to the device.

With the PGA enabled, gains 64 and 128 are established in the digital domain. When the device is set to 64 or 128, the PGA is set to a gain of 32, and additional gain is established with digital scaling. The input-referred noise does still improve compared to the gain = 32 setting because the PGA is biased with a higher supply current to reduce noise.



### 9.3.2.1 PGA Input-Voltage Requirements

As with many amplifiers, the PGA has an absolute input voltage range requirement that cannot be exceeded. The maximum and minimum absolute input voltages are limited by the voltage swing capability of the PGA output. The specified minimum and maximum absolute input voltages ( $V_{AINP}$  and  $V_{AINN}$ ) depend on the PGA gain, the maximum differential input voltage ( $V_{INMAX}$ ), and the tolerance of the analog power-supply voltages (AVDD and AVSS). Use the maximum voltage expected in the application for  $V_{INMAX}$ . As shown in  $\pm$  5, the absolute positive and negative input voltages must be within the specified range:

AVSS + 0.15 V +  $|V_{INMAX}| \cdot (Gain - 1) / 2 < V_{AINP}, V_{AINN} < AVDD - 0.15 V - |V_{INMAX}| \cdot (Gain - 1) / 2$ 

where

- $V_{AINP}$ ,  $V_{AINN}$  = absolute input voltage
- $V_{INMAX} = V_{AINP} V_{AINN} = maximum differential input voltage$

(5)

As mentioned in the previous section, PGA gain settings of 64 and 128 are scaled in the digital domain and are not implemented with the amplifier. When using the PGA in gains of 64 and 128, set the gain in  $\pm$  5 to 32 to calculate the absolute input voltage range.

☑ 44 graphically shows the relationship between the PGA input to the PGA output. The PGA output voltages  $(V_{OUTP}, V_{OUTN})$  depend on the PGA gain and the input voltage magnitudes. For linear operation, the PGA output voltages must not exceed AVDD – 0.15 V or AVSS + 0.15 V. The diagram depicts a positive differential input voltage that results in a positive differential output voltage.




図 44. PGA Input/Output Range

Download the ADS1x4S0x design calculator from www.ti.com. This calculator can be used to determine the input voltage range of the PGA.

### 9.3.2.2 Bypassing the PGA

At a gain of 1, the device can be configured to disable and bypass the low-noise PGA. Disabling the PGA lowers the overall power consumption and also removes the restrictions of  $\vec{x}$  5 for the input voltage range. If the PGA is bypassed, the ADC absolute input voltage range extends beyond the AVDD and AVSS power supplies, allowing input voltages at or below ground.  $\vec{x}$  6 shows the absolute input voltage range when the PGA is bypassed:

 $AVSS - 0.05 V < V_{AINP}, V_{AINN} < AVDD + 0.05 V$ 

(6)

In order to measure single-ended signals that are referenced to AVSS ( $AIN_P = V_{IN}$ ,  $AIN_N = AVSS$ ), the PGA must be bypassed. The PGA is bypassed and powered down by setting the PGA\_EN[1:0] bits to 00 in the gain setting register (03h).

For signal sources with high output impedance, external buffering may still be necessary. Active buffers introduce noise and also introduce offset and gain errors. Consider all of these factors in high-accuracy applications.



#### 9.3.3 Voltage Reference


The devices require a reference voltage for operation. The ADS114S0xB offers an integrated low-drift 2.5-V reference. For applications that require a different reference voltage value or a ratiometric measurement approach, the ADS114S08B offers two differential reference input pairs (REFP0, REFN0 and REFP1, REFN1). The differential reference inputs allow freedom in the reference common-mode voltage. REFP0 and REFN0 are dedicated reference inputs, whereas REFP1 and REFN1 are shared with inputs AIN6 and AIN7 (respectively) on the ADS114S08B. The specified external reference voltage range is 0.5 V to AVDD. The reference voltage is shown in  $\vec{x}$  7, where V<sub>(REFPx)</sub> and V<sub>(REFPx)</sub> are the absolute positive and absolute negative reference voltages.

 $V_{REF} = V_{(REFPx)} - V_{(REFNx)}$ 

(7)

The polarity of the reference voltage internal to the ADC must be positive. The magnitude of the reference voltage together with the PGA gain establishes the ADC full-scale differential input range as defined by  $FSR = \pm V_{REF} / Gain$ .

⊠ 45 shows the block diagram of the reference multiplexer. The ADC reference multiplexer selects between the internal reference and two external references (REF0 and REF1). The reference multiplexer is programmed with the REFSEL[1:0] bits in the reference control register (05h). By default, the external reference pair REFP0, REFN0 is selected.



(1) The internal reference requires a minimum 1-µF capacitor connected from REFOUT to REFCOM.

☑ 45. Reference Multiplexer Block Diagram

### 9.3.3.1 Internal Reference

The ADC integrates a precision, low-drift, 2.5-V reference. The internal reference is enabled by setting REFCON[1:0] to 10 (reference is always on) or 01 (reference is on, but powers down in power-down mode) in the reference control register (05h). By default, the internal voltage reference is powered down. To select the internal reference for use with the ADC, set the REFSEL[1:0] bits to 10. The REFOUT pin provides a buffered reference output voltage when the internal reference voltage is enabled. The negative reference output is the REFCOM pin; see X 45. Connect a capacitor in the range of 1 µF to 47 µF between REFOUT and REFCOM. Larger capacitor values help filter more noise at the expense of a longer reference start-up time.

The capacitor is not required if the internal reference is not used. However, the internal reference must be powered on if using the IDACs.

The internal reference requires a start-up time, as shown in 表 4, that must be accounted for before starting a conversion.

REFOUT CAPACITOR	SETTLING ERROR	SETTLING TIME (ms)
1	0.01%	4.5
1 µF	0.001%	5.9
40.5	0.01%	4.9
10 µF	0.001%	6.3
47	0.01%	5.5
47 µF	0.001%	7.0

# 表 4. Internal Reference Settling Time

### 9.3.3.2 External Reference

The ADS114S0xB provides two external reference inputs selectable through the reference multiplexer. The reference inputs are differential with independent positive and negative inputs. REFP0 and REFN0 or REFP1 and REFN1 can be selected as the ADC reference. REFP1 and REFN1 are shared inputs with analog pins AIN6 and AIN7 in the ADS114S08B.

Without buffering, the reference input impedance is approximately 250 k $\Omega$ . The reference input current can lead to possible errors from either high reference source impedance or through reference input filtering. To reduce the input current, use either internal or external reference buffers. In most applications external reference buffering is not necessary.

Connect a bypass capacitor across the external reference input pins if an external reference is used. Follow the specified absolute and differential reference voltage requirements.

### 9.3.3.3 Reference Buffers

<u>The device</u> has two individually selectable reference input buffers to lower the reference input current. Use the REFP\_BUF and REFN\_BUF bits in the reference control register (05h) to enable or disable the positive and negative reference buffers respectively. These bits are active low. Writing a 1 to REFP\_BUF or REFN\_BUF disables the reference buffers.

The reference buffers are recommended to be disabled when the internal reference is selected for measurements. The positive reference buffer is recommended to be disabled when REFPx is at AVDD and the negative reference buffer is recommended to be disabled when REFNx is at AVSS.



#### 9.3.4 Clock Source

The ADS114S0xB system clock is either provided by the internal low-drift 4.096-MHz oscillator or an external clock source on the CLK input. Use the CLK bit within the data rate register (04h) to select the internal 4.096-MHz oscillator or an external clock source.

ADS114S06B, ADS114S08B

JAJSDU5A - AUGUST 2017 - REVISED FEBRUARY 2020

The device defaults to using the internal oscillator. If the device is reset (from either the RESET pin, or the RESET command), then the clock source returns to using the internal oscillator.


#### 9.3.5 Delta-Sigma Modulator

A delta-sigma ( $\Delta\Sigma$ ) modulator is used in the devices to convert the analog input voltage into a pulse code modulated (PCM) data stream. The modulator runs at a modulator clock frequency of  $f_{MOD} = f_{CLK} / 16$ , where  $f_{CLK}$  is either provided by the internal 4.096-MHz oscillator or the external clock source.

#### 9.3.6 Digital Filter

The devices offer digital filter options for decimation of the digital data stream coming from the delta-sigma modulator. The implementation of the digital filter is determined by the data rate setting. 🛛 46 shows the digital filter implementation.

The low-latency digital filter is a finite impulse response (FIR) filter that provides settled data, given that the analog input signal has settled to the final value before the conversion is started. This digital filter implementation is especially useful when multiple channels must be scanned in minimal time.



NOTE: LL filter = low-latency filter.

図 46. Digital Filter Architecture

STRUMENTS

www.tij.co.jp

(8)

The device requires a set number of modulator clocks to output a single ADC conversion data. This number is known as the oversampling ratio (OSR). The OSR of the digital filter is set using the DR[3:0] bits in the data rate register.  $\vec{x}$  8 determines the data rate.

Data Rate = f<sub>MOD</sub> / OSR

表 5 shows the relationship between the data rate and oversampling ratio.

表 5. ADC Data Rates and Digital Filter Oversampling Ratios					
NOMINAL DATA RATE (SPS) <sup>(1)</sup>	DATA RATE REGISTER DR[3:0]	OVERSAMPLING RATIO <sup>(2)</sup>			
2.5	0000	102400			
5	0001	51200			
10	0010	25600			
16.6	0011	15360			
20	0100	12800			
50	0101	5120			
60	0110	4264			
100	0111	2560			
200	1000	1280			
400	1001	640			
800	1010	320			
1000	1011	256			
2000	1100	128			
4000	1101	64			

# ADC Data Pates and Digital Eilter Oversampling Paties

Valid for the internal oscillator or an external 4.096-MHz clock. The data rate scales with internal (1) oscillator or external clock frequency.

The oversampling ratio is  $f_{MOD}$  divided by the data rate;  $f_{MOD} = f_{CLK} / 16$ . (2)


### 9.3.6.1 Digital Filter Frequency Response

The digital filter provides many data rate options for rejecting 50-Hz and 60-Hz line cycle noise. At data rates of 2.5 SPS, 5 SPS, 10 SPS, and 20 SPS, the filter rejects both 50-Hz and 60-Hz line frequencies. At data rates of 16.6 SPS and 50 SPS, the filter has a notch at 50 Hz. At a 60-SPS data rate, the filter has a notch at 60 Hz.

For detailed frequency response plots showing line cycle noise rejection, download the ADS1x4S0x design calculator from www.ti.com.



 $\boxtimes$  47 to  $\boxtimes$  61 illustrate the frequency response of the digital filter for different data rates.  $\frac{1}{8}$  6 lists the bandwidth of the digital filter for each data rate.






# ADS114S06B, ADS114S08B


JAJSDU5A - AUGUST 2017 - REVISED FEBRUARY 2020

www.tij.co.jp





JAJSDU5A - AUGUST 2017 - REVISED FEBRUARY 2020



### 表 6. Digital Filter Bandwidth

NOMINAL DATA RATE (SPS) <sup>(1)</sup>	–3-dB BANDWIDTH (Hz) <sup>(1)</sup>
2.5	1.1
5	2.2
10	4.7
16.6	7.4
20	13.2
50	22.1
60	26.6
100	44.4
200	89.9
400	190
800	574
1000	717
2000	1434
4000	2868

(1) Valid for the internal oscillator or an external 4.096-MHz clock. Scales proportional with  $f_{CLK}$ .



The digital filter notches and output data rate scale proportionally with the clock frequency. For example, a notch that appears at 20 Hz when using a 4.096-MHz clock appears at 10 Hz if a 2.048-MHz clock is used. The internal oscillator can vary over temperature as specified in the *Electrical Characteristics* table. The data rate, conversion time, and filter notches consequently vary by the same percentage. Consider using an external precision clock source if a digital filter notch at a specific frequency with a tighter tolerance is required.

### 9.3.6.2 Data Conversion Time

The amount of time required to receive data from the ADC depends on more than just the nominal data rate of the device. The data period also depends on the mode of operation and other configurations of the device. In normal operation, the data settles in one data period. However, a small amount of latency exists to set up the device, calculate the conversion data from the modulator samples, and other overhead that adds time to the conversion. For this reason, the first conversion data takes longer than subsequent data conversions.

表 7 shows the conversion times for the digital filter for each ADC data rate and various conversion modes.

NOMINAL DATA RATE <sup>(1)</sup>	FIRST DATA FOR CONTINUOUS CONVERSION MODE OR SINGLE-SHOT CONVERSION MODE <sup>(2)</sup>						
(SPS)	ms	NUMBER OF t <sub>MOD</sub> PERIODS	ms	NUMBER OF t <sub>MOD</sub> PERIODS			
2.5	406.559	104079	400	102400			
5	206.559	52879	200	51200			
10	106.559	27279	100	25600			
16.6	60.309	15439	60	15360			
20	56.559	14479	50	12800			
50	20.211	5174	20	5120			
60	16.965	4343	16.66	4264			
100	10.211	2614	10	2560			
200	5.211	1334	5	1280			
400	2.711	694	2.5	640			
800	1.461	374	1.25	320			
1000	1.211	310	1	256			
2000	0.711	182	0.5	128			
4000	0.461	118	0.25	64			

### 表 7. Data Conversion Time

(1) Valid for the internal oscillator or an external 4.096-MHz clock. Scales proportional with f<sub>CLK</sub>.

(2) Conversions start at the rising edge of the START/SYNC pin or on the seventh SCLK failing edge for a START command.

### 9.3.6.3 Note on Conversion Time

Each data period consists of time required for the modulator to sample the analog inputs. However, there is additional time required before the samples become an ADC conversion result.


When a new conversion is started, there is a configuration delay time of  $14 \cdot t_{MOD}$  (where  $t_{MOD} = 16 \cdot t_{CLK}$ ) that is added before the conversion starts. This delay allows for additional settling time for external RC filters on the analog inputs and for the antialiasing filter after the PGA. The configuration delay occurs at the start of a new conversion after a START command is sent, the START/SYNC pin is taken high, or a WREG command is sent to change any configuration register from address 03h to 07h (as described in the *WREG* section).


Also, overhead time is needed to convert the modulator samples into an ADC conversion result. This overhead time includes any necessary offset or gain compensation after the digital filter accumulates a data result. The first conversion when the device is in continuous conversion mode (just as in single-shot conversion mode) includes the configuration delay, the modulator sampling time, and the overhead time. The second and subsequent conversions are the normal data period (period as given by the inverse of the data rate).




2 62 shows the time sequence for the ADC in both continuous conversion and single-shot conversion modes.

#### Single-shot conversion mode





#### Continuous conversion mode



(1) Conversions start at the rising edge of the START/SYNC pin or on the seventh SCLK falling edge for a START command.

#### 図 62. Single-Shot Conversion Mode and Continuous Conversion Mode Sequences

#### 9.3.6.4 50-Hz and 60-Hz Line Cycle Rejection

If the ADC connection leads are in close proximity to industrial motors and conductors, coupling of 50-Hz and 60-Hz power line frequencies can occur. The coupled noise interferes with the signal voltage, and can lead to inaccurate or unstable conversions. The digital filter provides enhanced rejection of power-line-coupled noise for data rates of 60 SPS and less. Program the filter to tradeoff data rate and conversion latency versus the desired level of line cycle rejection.  $\frac{1}{50}$  8 summarizes the ADC 50-Hz and 60-Hz line-cycle rejection based on ±1-Hz and ±2-Hz tolerance of power-line frequency. The best possible power-line rejection is provided by using an accurate ADC clock.

DATA RATE (SPS) <sup>(1)</sup>	DIGITAL FILTER LINE CYCLE REJECTION (dB)					
DATA KATE (353)* /	50 Hz ± 1 Hz	60 Hz ± 1 Hz	50 Hz ± 2 Hz	60 Hz ± 2 Hz		
2.5	-113.7	-95.4	-97.7	-92.4		
5	-111.9	-95.4	-87.6	-81.8		
10	-111.5	-95.4	-85.7	-81.0		
16.6	-33.8	-20.9	-27.8	-20.8		
20	-95.4	-95.4	-75.5	-80.5		
50	-33.8	-15.5	-27.6	-15.1		
60	-13.4	-35.0	-12.6	-29.0		

#### 表 8. 50-Hz and 60-Hz Line Cycle Rejection

(1)  $f_{CLK} = 4.096$  MHz.



### 9.3.7 Excitation Current Sources (IDACs)

The ADS114S0xB incorporates two integrated, matched current sources (IDAC1, IDAC2). The current sources provide excitation current to resistive temperature devices (RTDs), thermistors, diodes, and other resistive sensors that require constant current biasing. The current sources are programmable to output values between 10  $\mu$ A to 2000  $\mu$ A using the IMAG[3:0] bits in the excitation current register 1 (06h). Each current source can be connected to any of the analog inputs AINx as well as the REFP1 and REFN1 inputs for the ADS114S06B. Both current sources can also be connected to the same pin. The routing of the IDACs is configured by the I1MUX[3:0] and I2MUX[3:0] bits in the excitation current register 2 (07h). In three-wire RTD applications, the matched current sources can be used to cancel errors caused by sensor lead resistance (see the *Typical Application* section for more details). 🛛 63 details the IDAC connection through the input multiplexer.




図 63. IDAC Block Diagram

The internal reference must be enabled for IDAC operation. As with any current source, the IDAC requires voltage headroom to the positive supply to operate. This voltage headroom is the compliance voltage. When driving resistive sensors and biasing resistors, take care not to exceed the compliance voltage of the IDACs, otherwise the specified accuracy of the IDAC current may not be met. For IDAC compliance voltage specifications, see the *Electrical Characteristics* table.



#### 9.3.8 Bias Voltage Generation

The ADS114S0xB provides an internal bias voltage generator, VBIAS, that is set to (AVDD + AVSS) / 2. The bias voltage is internally buffered and can be established on the analog inputs AIN0 to AIN5 and AINCOM using the VB\_AINx bits in the sensor biasing register (08h). A typical use case for VBIAS is biasing unbiased thermocouples to within the common-mode voltage range of the PGA. ⊠ 64 shows a block diagram of the VBIAS voltage generator and connection diagram.




図 64. VBIAS Block Diagram

The start-up time of the VBIAS voltage depends on the pin load capacitance. The total capacitance includes any capacitance connected from VBIAS to AVDD, AVSS, and ground. 表 9 lists the VBIAS voltage settling times for various external load capacitances. Ensure the VBIAS voltage is fully settled before starting a conversion.

LOAD CAPACITANCE	SETTLING TIME		
0.1 µF	280 µs		
1 µF	2.8 ms		
10 µF	28 ms		

表 9. VBIAS Settling Time



## 9.3.9 System Monitor

The ADS114S0xB provides a set of system monitor functions. These functions measure the device temperature, analog power supply, digital power supply, or use current sources to detect sensor malfunction. System monitor functions are enabled through the SYS\_MON[2:0] bits of the system control register (09h).

### 9.3.9.1 Internal Temperature Sensor

On-chip diodes provide temperature-sensing capability. Enable the internal temperature sensor by setting SYS\_MON[2:0] = 010 in the system control register (09h). The temperature sensor outputs a voltage proportional to the device temperature as specified in the *Electrical Characteristics* table.

When measuring the internal temperature sensor, the analog inputs are disconnected from the ADC and the output voltage of the temperature sensor is routed to the ADC for measurement using the selected PGA gain, data rate, and voltage reference. If enabled, PGA gain must be limited to 4 for the temperature sensor measurement to remain within the allowed absolute input voltage range of the PGA. As a result of the low device junction-to-PCB thermal resistance ( $R_{0JB}$ ), the internal device temperature closely tracks the printed circuit board (PCB) temperature.

## 9.3.9.2 Power Supply Monitors

The ADS114S0xB provides a means for monitoring both the analog and digital power supply (AVDD and DVDD). The power-supply voltages are divided by a resistor network to reduce the voltages to within the ADC input range. The reduced power-supply voltage is routed to the ADC input multiplexer. The analog ( $V_{ANLMON}$ ) and digital ( $V_{DIGMON}$ ) power-supply readings are scaled by  $\pm$  9 and  $\pm$  10, respectively:

 $V_{ANLMON} = (AVDD - AVSS) / 4$   $V_{DIGMON} = (DVDD - DGND) / 4$ (9)
(10)

Enable the supply voltage monitors using the SYS\_MON[2:0] bits in the system control register (09h). Setting SYS\_MON[2:0] to 011 measures  $V_{ANLMON}$ , and setting SYS\_MON[2:0] to 100 measures  $V_{DIGMON}$ .

When the supply voltage monitor is enabled, the analog inputs are disconnected from the ADC and the PGA gain is set to 1, regardless of the GAIN[2:0] bit values in the gain setting register (03h). Supply voltage monitor measurements can be done with either the PGA enabled or PGA disabled via the PGA\_EN[1:0] register. The reference voltage must be larger than the power-supply measurements shown in  $\pm$  9 and  $\pm$  10 to obtain valid power-supply monitor readings.

## 9.3.9.3 Burn-Out Current Sources

To help detect a possible sensor malfunction, the ADS114S0xB provides selectable current sources to function as burn-out current sources (BOCS) using the SYS\_MON[2:0] bits in the system control register (09h). Current sources are set to values of 0.2  $\mu$ A, 1  $\mu$ A, and 10  $\mu$ A with SYS\_MON[2:0] settings of 101, 110, and 111, respectively.

When enabled, one BOCS sources current to the selected positive analog input (AIN<sub>P</sub>) and the other BOCS sinks current from the selected negative analog input (AIN<sub>N</sub>). With an open-circuit in a burned out sensor, these BOCSs pull the positive input towards AVDD and the negative input towards AVSS, resulting in a full-scale reading. A full-scale reading can also indicate that the sensor is overloaded or that the reference voltage is absent. A near-zero reading can indicate a shorted sensor. Distinguishing a shorted sensor condition from a normal reading can be difficult, especially if an RC filter is used at the inputs. The voltage drop across the external filter resistance and the residual resistance of the multiplexer can cause the output to read a value higher than zero.

The ADC readings of a functional sensor can be corrupted when the burn-out current sources are enabled. The burn-out current sources are recommended to be disabled when performing the precision measurement, and are recommended to be enabled only when testing for sensor fault conditions.



#### 9.3.10 Status Register

The ADS114S0xB has a one-byte stat<u>us register</u> (01h) that contains a POR flag to indicate if a start-up or poweron reset condition has occurred, a RDY flag to indicate when a device has started up and is ready for communication, and a low reference voltage level flag to indicate when the voltage level of the selected external reference falls below the specified threshold.

The status register data field and field descriptions are located in the device status register. The following sections describe the various flags that are indicated in the STATUS byte.

## 9.3.10.1 POR Flag

After the power supplies are turned on, the ADC remains in reset until DVDD, IOVDD, and the analog power supply (AVDD – AVSS) voltages exceed the respective power-on reset (POR) voltage thresholds. If a POR event has occurred, the FL\_POR flag (bit 7 of the status register) is set. This flag indicates that a POR event has occurred and has not been cleared. This flag is cleared with a user register write to set the bit to 0. The power-on reset is described further in the *Power-On Reset* section.

## 9.3.10.2 RDY Flag

The RDY flag indicates that the device has started up and is ready to receive a configuration change. During a reset or POR event, the device is resetting the register map and may not be available. The RDY flag is shown with bit 6 of the status register.

#### 9.3.10.3 External Reference Monitor

The selected external ADC reference inputs can be continuously monitored for a low reference voltage. The reference detection circuit has a threshold of 300 mV. The reference detection circuit measures the differential reference voltage and sets a flag latched after each conversion in the STATUS byte if the voltage is below the threshold. A reference voltage less than 300 mV can indicate a potential short on the reference inputs or, in case of a ratiometric RTD measurement, a broken wire between the RTD and the reference resistor.

The reference monitor must be enabled with the FL\_REF\_EN bit in the reference control register (05h). The FL\_REF flag (bit 0 of the STATUS byte) indicates if the select external reference voltage is lower than 0.3 V. A reference monitor fault is latched at each conversion cycle and the FL\_REF flag in the status register is updated at the falling edge of DRDY.

#### 9.3.11 General-Purpose Inputs and Outputs (GPIOs)

The ADS114S06B offers four dedicated general-purpose input and output (GPIO) pins, and the ADS114S08B offers four pins (AIN8 to AIN11) that serve a dual purpose as either analog inputs or GPIOs.

Two registers control the function of the GPIO pins. Use the CON[3:0] bits of the GPIO configuration register (11h) to configure a pin as a GPIO pin. The upper four bits (DIR[3:0]) of the GPIO data register (10h) configure the GPIO pin as either an input or an output. The lower four bits (DAT[3:0]) of the GPIO data register contain the input or output GPIO data. If a GPIO pin is configured as an input, the respective DAT[x] bit reads the status of the pin; if a GPIO pin is configured as an output, write the output status to the respective DAT[x] bit. For more information about the use of GPIO pins, see the *Configuration Registers* section.

⊠ 65 depicts a diagram of how these functions are combined onto a single pin. When the pin is configured as a GPIO, the corresponding logic is powered from AVDD and AVSS. When the devices are operated with bipolar analog supplies, the GPIO outputs bipolar voltages. Care must be taken to not load the GPIO pins when used as outputs because large currents can cause droop or noise on the analog supplies. GPIO pins use Schmitt triggered inputs with hysteresis to make the input more resistance to noise; see the *Electrical Characteristics* table for GPIO thresholds.

For connections of unused GPIO pins, see the Unused Inputs and Outputs section.





図 65. GPIO Block Diagram

## 9.3.12 Calibration

The ADC incorporates offset and gain calibration commands, as well as user-offset and full-scale (gain) calibration registers to calibrate the ADC. The ADC calibration registers are 16 bits wide. Use calibration to correct internal ADC errors or overall system errors. Calibrate by sending calibration commands to the ADC, or by direct user calibration. In user calibration, the user calculates and writes the correction values to the calibration registers. The ADC performs self or system-offset calibration, or a system gain calibration. Perform offset calibration before system gain calibration. After power-on, wait for the power supplies and reference voltage to fully settle before calibrating.

As shown in 🛛 66, the value of the offset calibration register is subtracted from the filter output and then multiplied by the full-scale register value divided by 4000h. The data are then clipped to a 16-bit value to provide the final output.





Calibration commands cannot be used when the device is in standby mode (when the START/SYNC pin is low, or when the STOP command is issued).



### ADS114S06B, ADS114S08B JAJSDU5A – AUGUST 2017 – REVISED FEBRUARY 2020

#### www.tij.co.jp

#### 9.3.12.1 Offset Calibration

The offset calibration word is 16 bits, consisting of two 8-bit registers, as shown in the two registers starting with offset calibration register 1. The offset value is twos complement format with a maximum positive value equal to 7FFFh, and a maximum negative value equal to 8000h. This value is subtracted from each output reading as an offset correction. A register value equal to 0000h has no offset correction. 表 10 shows example settings of the offset register.

	•			
OFC REGISTER VALUE	OFFSET CALIBRATED OUTPUT CODE <sup>(1)</sup>			
0001h	FFFFh			
0000h	0000h			
FFFFh	0001h			

#### 表 10. Offset Calibration Register Values

(1) Ideal output code with shorted input, excluding ADC noise and offset voltage error.

The user can select how many samples (1, 4, 8, or 16) to average for self or system offset calibration using the CAL\_SAMP[1:0] bits in the system control register (09h). Fewer readings shorten the calibration time but also provide less accuracy. Averaging more readings takes longer but yields a more accurate calibration result by reducing the noise level.

Two commands can be used to perform offset calibration. SFOCAL is a self offset calibration that internally sets the input to mid-scale using the SYS\_MON[2:0] = 001 setting and takes a measurement of the offset. SYOCAL is a system offset calibration where the user must input a null voltage to calibrate the system offset. After either command is issued, the OFC register is updated.

After an offset calibration is performed, the device starts a new conversion and DRDY falls to indicate a new conversion has completed.

#### 9.3.12.2 Gain Calibration

The full-scale (gain) calibration word is 16 bits consisting of two 8-bit registers, as shown in the two registers starting with gain calibration register 1. The gain calibration value is straight binary, normalized to a unity-gain correction factor at a register value equal to 4000h. 表 11 shows register values for selected gain factors. Do not exceed the PGA input range limits during gain calibration.

FSC REGISTER VALUE	GAIN FACTOR
4333h	1.05
4000h	1.00
3CCCh	0.95

#### 表 11. Gain Calibration Register Values


All gains of the ADS114S0xB are factory trimmed to meet the gain error specified in the *Electrical Characteristics* table at  $T_A = 25^{\circ}$ C. When the gain drift of the devices over temperature is very low, there is typically no need for self gain calibration.

The SYGCAL command initiates a system gain calibration, where the user sets the input to full-scale to remove gain error. After the SYGCAL is issued, the FSC register is updated. As with the offset calibration, the CAL\_SAMP[1:0] bits determine the number of samples used for a gain calibration.

As with an offset calibration, the device starts a new conversion after a gain calibration and DRDY falls to indicate a new conversion has completed.

## 9.4 Device Functional Modes

The device operates in three different modes: power-down mode, standby mode, and conversion mode. 267 shows a flow chart of the different operating modes and how the device transitions from one mode to another.



- (1) Any reset (power-on, command, or pin), immediately resets the device.
- (2) A POWERDOWN command aborts an ongoing conversion and immediately puts the device into power-down mode.
- (3) The conversion mode is selected with the MODE bit in the data rate register.
- (4) The rising edge of the START/SYNC pin or the START command starts a new conversion without completing the current conversion.

## 図 67. Operating Flow Chart

#### 9.4.1 Reset

The ADS114S0xB is reset in one of three ways:

- Power-on reset
- RESET pin
- RESET command

When a reset occurs, the configuration registers reset to default values and the device enters standby mode. The device then waits for the rising edge of the START/SYNC pin or a START command to enter conversion mode. If the device had been using an external clock, the reset sets the device to use the internal oscillator as a default configuration. See the *Timing Requirements* table for reset timing information.



## **Device Functional Modes (continued)**

#### 9.4.1.1 Power-On Reset

The ADS114S0xB incorporates a power-on reset circuit that holds the device in reset until all supplies reach approximately 1.65 V. The power-on reset also ensures that the device starts operating in a known state in case a brown-out event occurs, when the supplies have dipped below the minimum operating voltages. When the device completes a POR sequence, the FL\_POR flag in the status register is set high to indicate that a POR has occurred.

Begin communications with the device 2.2 ms after the power supplies reach minimum operating voltages. The only exception is polling the status register for the RDY bit. If the user polls the RDY bit, then use an SCLK rate of half the maximum-specified SCLK rate to get a proper reading when the device is making internal configurations. This 2.2-ms POR time is required for the internal oscillator to start up and the device to properly set internal configurations. After the internal configurations are set, the device sets the RDY bit in the device status register (01h). When this bit is set to 0, user configurations can be programmed into the device.




図 68. Power-On Reset Timing Sequence

## 9.4.1.2 **RESET** Pin

Reset the ADC by taking the RESET pin low for a minimum of  $4 \cdot t_{CLK}$ . cycles, and then returning the pin high. After the rising edge of the RESET pin, a delay time of  $t_{d(RSSC)}$  is required before sending the first serial interface command or starting a conversion. See the *Timing Requirements* table for reset timing information.

#### 9.4.1.3 Reset by Command

Reset the ADC by using the RESET command (06h or 07h). The command is decoded on the seventh SCLK falling edge. After sending the RESET command, a delay time of  $t_{d(RSSC)}$  is required before sending the first serial interface command or starting a conversion. See the *Timing Requirements* table for reset timing information.

#### 9.4.2 Power-Down Mode

Power-down mode is entered by sending the POWERDOWN command. In this mode, all analog and digital circuitry is powered down for lowest power consumption regardless of the register settings. Only the internal voltage reference can be configured to stay on during power-down mode in case a faster start-up time is required. All register values retain the current settings during power-down mode. The configuration registers can be read and written in power-down mode. A WAKEUP command must be issued in order to exit power-down mode and to enter standby mode.

When the POWERDOWN command is issued, the device enters power-down mode  $2 \cdot t_{CLK}$  after the seventh SCLK falling edge of the command. For lowest power consumption (on DVDD and IOVDD), stop the external clock when in power-down mode. TI recommends selecting the internal oscillator before sending the POWERDOWN command to avoid issues with the command decoding.



#### **Device Functional Modes (continued)**

To release the device from POWERDOWN, issue the WAKEUP command to enter standby mode. The device then waits for the rising edge of the START/SYNC pin or a START command to go into conversion mode.

When in power-down mode, the device responds to the RREG, RDATA, and WAKEUP commands. The WREG and RESET commands can also be sent, but are ignored until a WAKEUP command is sent and the internal oscillator resumes operation.

### 9.4.3 Standby Mode

The device powers up in standby mode and automatically enters this mode whenever there is no ongoing conversion. When the STOP command is sent (or the START/SYNC pin is taken low) in continuous conversion mode, or when a conversion completes in single-shot conversion mode, the device enters standby mode.

Standby mode offers several different options and features to lower the power consumption:


- The PGA can be powered down by setting PGA\_EN[1:0] to 00 in the gain setting register (03h).
- The internal voltage reference can be powered down by setting REFCON[1:0] to 00 in the reference control register (05h). This setting also turns off the IDACs.
- The digital filter is held in reset state.
- The clock to the modulator and digital core is gated to decrease dynamic switching losses.

If powered down in standby mode, the PGA and internal reference can require extra time to power up. Extra delay may be required between power up of the PGA or the internal reference, and the start of conversions. In particular, the reference power up time is dependent on the capacitance between REFOUT and REFCOM.

Calibration commands are not decoded when the device is in standby mode.

## 9.4.4 Conversion Modes

The ADS114S0xB offers two conversion modes: continuous conversion and single-shot conversion mode. Continuous-conversion mode converts indefinitely until stopped by the user. Single-shot conversion mode performs one conversion after the START/SYNC pin is taken high or after the START command is sent. Use the MODE bit in the data rate register (04h) to program the conversion mode. 🛛 69 shows how the START/SYNC pin and the START command are used to control ADC conversions.



- (1) DRDY rises at the first SCLK rising edge or the rising edge of the START/SYNC pin.
- (2) START and STOP commands take effect  $2 \cdot t_{CLK}$  after the seventh SCLK falling edge. The conversion starts  $2 \cdot t_{CLK}$  after the START/SYNC rising edge.
- (3) To synchronize a conversion, the STOP command must be issued prior to the START command. STOP and START commands can be issued without a delay between the commands.

#### 図 69. Conversion Start and Stop Timing



### **Device Functional Modes (continued)**

ADC conversions are controlled by the START/SYNC pin or by serial commands. For the device to start converting in continuous conversion or single-shot conversion mode, a START command must be sent or the START/SYNC pin must be taken high. If using commands to control conversions, keep the START/SYNC pin low to avoid possible contentions between the START/SYNC pin and commands.

Conversions can be synchronized to perform a conversion at a particular time. To synchronize the conversion with the START/SYNC pin, take the pin low. The rising edge of the START/SYNC pin starts a new conversion. Similarly, a conversion can be synchronized using the START command. If the device is in standby mode, issue a START command. If the device is in conversion mode, issue a STOP command followed by a START command. The STOP and START commands can be consecutive. A new conversion starts on the seventh SCLK falling edge of the START command.

#### 9.4.4.1 Continuous Conversion Mode

The device is configured for continuous conversion mode by setting the MODE bit to 0 in the data rate register (04h). A START command must be sent or the START/SYNC pin must be taken high for the device to start converting continuously. When controlling the device with commands, hold the START/SYNC pin low. Taking the START/SYNC pin low or sending the STOP command stops the <u>device</u> from converting after the currently ongoing conversion completes, indicated by the falling edge of DRDY. The device enters standby mode thereafter.

For information on the exact timing of continuous conversion mode data, see 表 7.

#### 9.4.4.2 Single-Shot Conversion Mode

The device is configured for single-shot conversion mode by setting the MODE bit to 1 in the data rate register (04h). A START command must be sent or the START/SYNC pin must be taken high for the device to start a single conversion. After the conversion completes, the device enters standby mode again. To start a new conversion, the START command must be sent again or the START/SYNC pin must be taken low and then high again.

For information on the exact timing of single-shot conversion mode data, see 表 7.



## 9.5 Programming

## 9.5.1 Serial Interface

The ADC has an SPI-compatible, bidirectional serial interface that is used to read the conversion data as well as to configure and control the ADC. Only SPI mode 1 (CPOL = 0, CPHA = 1) is supported. The serial interface consists of five control lines:  $\overline{CS}$ , SCLK, DIN, DOUT/DRDY, and DRDY but can be used with only four or even three control signals. If the ADS114S08B or ADS114S06B is the only device connected to the SPI bus, then the  $\overline{CS}$  input can be tied low so that only SCLK, DIN, and DOUT/DRDY are required to communicate with the device.

## 9.5.1.1 Chip Select ( $\overline{CS}$ )

The CS pin is an active low input that enables the ADC serial interface for communication and is useful when multiple devices share the same serial bus. CS must be low during the entire data transaction. When CS is high, the serial interface is reset, SCLK input activity is ignored (blocking input commands), and the DOUT/DRDY output enters a high-impedance state. ADC conversions are not affected by the state of CS. In situations where multiple devices are present on the bus, the dedicated DRDY pin can provide an uninterrupted monitor of the conversion status and is not affected by CS. If the serial bus is not shared with another peripheral, CS can be tied to DGND to permanently enable the ADC interface and DOUT/DRDY can be used to indicate conversion status. These changes reduce the serial interface from five I/Os to three I/Os.

## 9.5.1.2 Serial Clock (SCLK)

The serial interface clock is a noise-filtered, Schmidt-triggered input used to clock data into and out of the ADC. Input data to the ADC are latched on the falling SCLK edge and output data from the ADC are updated on the rising SCLK edge. Return SCLK low after the data sequence is complete. Even though the SCLK input has hysteresis, keep SCLK as clean as possible to prevent unintentional SCLK transitions. Avoid ringing and voltage overshoot on the SCLK input. Place a series termination resistor at the SCLK drive pin to help reduce ringing.

## 9.5.1.3 Serial Data Input (DIN)

The serial data input pin (DIN) is used with SCLK to send data (commands and register data) to the device. The device latches data on DIN on the SCLK falling edge. The device never drives the DIN pin. During data readback, when no command is intended, keep DIN low.

## 9.5.1.4 Serial Data Output and Data Ready (DOUT/DRDY)

The DOUT/DRDY pin is a dual-function output. The pin functions as the digital data output and the ADC dataready indication.

First, this pin is used with SCLK to read conversion and register data from the device. Conversion or register data are shifted out on DOUT/DRDY on the SCLK rising edge. DOUT/DRDY goes to a high-impedance state when CS is high.

Second, the DOUT/<u>DRDY</u> pin indicates availability of new conversion data. DOUT/<u>DRDY</u> transitions low at the same time that the <u>DRDY</u> pin goes low to indicate new conversion data are available. Both signals can be used to detect if new data are ready. However, because DOUT/<u>DRDY</u> is disabled when <u>CS</u> is high, use the dedicated <u>DRDY</u> pin when monitoring conversions on multiple devices on the SPI bus.



#### **Programming (continued)**

## 9.5.1.5 Data Ready (DRDY)

The DRDY pin is an output that transitions low to indicate when conversion data are ready for retrieval. Initially, DRDY is high at power-on. When converting, the state of DRDY depends on whether the conversion data are retrieved or not. In continuous conversion mode after DRDY goes low, DRDY is driven high on the first SCLK rising edge. If data are not read, DRDY remains low and then pulses high  $24 \cdot t_{CLK}$  before the next DRDY falling edge. The data must be retrieved before the next DRDY update, otherwise the data are overwritten by new data and any previous data are lost. If 70 shows the DRDY operation without data retrieval. If 71 shows the DRDY operation with data retrieval after each conversion completes.





図 70. DRDY Operation Without Data Retrieval

(1) DRDY returns high with the rising edge of the first SCLK after a data ready indication.



(1) DRDY returns high with the rising edge of the first SCLK after a data ready indication.

図 71. DRDY Operation With Data Retrieval

#### 9.5.1.6 Timeout

The ADS114S0xB offers a serial interface timeout feature that is used to recover communication when a serial interface transmission is interrupted. This feature is especially useful in applications where  $\overline{CS}$  is permanently tied low and is not used to frame a communication sequence. The SPI interface resets when no valid 8 bits are received within  $2^{15} \cdot t_{CLK}$ . The timeout feature is enabled by setting the TIMEOUT bit to 1 in the system control register (09h).

## **Programming (continued)**

#### 9.5.2 Data Format

The devices provide 16 bits of data in binary twos complement format. 式 11 calculates the size of one code (LSB).

1 LSB =  $(2 \cdot V_{REF} / Gain) / 2^{16} = +FS / 2^{15}$ 

A positive full-scale input [ $V_{IN} \ge (+FS - 1 \text{ LSB}) = (V_{REF} / \text{ Gain} - 1 \text{ LSB})$ ] produces an output code of 7FFFh and a negative full-scale input ( $V_{IN} \le -FS = -V_{REF} / \text{ Gain}$ ) produces an output code of 8000h. The output clips at these codes for signals that exceed full-scale.

表 12 summarizes the ideal output codes for different input signals.

INPUT SIGNAL, $V_{IN} = V_{AINP} - V_{AINN}$	IDEAL OUTPUT CODE <sup>(1)</sup>
≥ FS (2 <sup>15</sup> – 1) / 2 <sup>15</sup>	7FFFh
FS / 2 <sup>15</sup>	0001h
0	0000h
–FS / 2 <sup>15</sup>	FFFFh
≤ –FS	8000h

表 12. Ideal Output Code vs Input Signal

(1) Excludes the effects of noise, INL, offset, and gain errors.

2 72 shows the mapping of the analog input signal to the output codes.




Image: Second State S

(11)

www.tij.co.jp

#### 9.5.3 Commands

Commands are used to control the ADC, access the configuration registers, and retrieve data. Many of the commands are stand-alone (that is, single-byte). The register write and register read commands, however, are multibyte, consisting of two command bytes plus the register data byte or bytes.  $\frac{1}{5}$  13 lists the commands.

COMMAND	DESCRIPTION	FIRST COMMAND BYTE	SECOND COMMAND BYTE					
Control Commands								
NOP	No operation	0000 0000 (00h)	—					
WAKEUP	Wake-up from power-down mode	0000 001x (02h, 03h) <sup>(1)</sup>	—					
POWERDOWN	Enter power-down mode	0000 010x (04h, 05h) <sup>(1)</sup>	—					
RESET	Reset the device	0000 011x (06h, 07h) <sup>(1)</sup>	—					
START	Start conversions	0000 100x (08h, 09h) <sup>(1)</sup>	_					
STOP	Stop conversions	0000 101x (0Ah, 0Bh) <sup>(1)</sup>	_					
<b>Calibration Commands</b>								
SYOCAL	System offset calibration	0001 0110 (16h)	—					
SYGCAL	System gain calibration	0001 0111 (17h)	—					
SFOCAL	Self offset calibration	0001 1001 (19h)	_					
Data Read Command								
RDATA	Read data	0001 001x (12h / 13h) <sup>(1)</sup>	_					
Register Read and Writ	Register Read and Write Commands							
RREG	Read nnnnn registers starting at address rrrrr	001r rrrr <sup>(2)</sup>	000n nnnn <sup>(3)</sup>					
WREG	Write nnnnn registers starting at address rrrrr	010r rrrr <sup>(2)</sup>	000n nnnn <sup>(3)</sup>					

## 表 13. Command Definitions

(1) x = don't care.

(2) r rrrr = starting register address.

(3) n nnnn = number of registers to read or write -1.

Commands can be sent at any time, either during a conversion or when conversions are stopped. However, if register read or write commands are in progress when conversion data are ready, the ADC blocks loading of conversion data to the output shift register. The CS input pin can be taken high between commands; or held low between consecutive commands. CS must stay low for the entire command sequence. Complete the command, or terminate the command before completion by taking CS high. Only send commands listed in 表 13.

## 9.5.3.1 NOP

NOP is a no-operation command. The NOP command is used to clock out data without clocking in a command.

#### 9.5.3.2 WAKEUP

Issue the WAKEUP command to exit power-down mode and to place the device into standby mode.

When running off the external clock, the external clock must be running before sending the WAKEUP command, otherwise the command is not decoded.



## 9.5.3.3 POWERDOWN

Sending the POWERDOWN command aborts a currently ongoing conversion and puts the device into power-down mode. The device goes into power-down mode 2  $\cdot$  t<sub>CLK</sub> after the seventh SCLK falling edge of the command.

For lowest power consumption on DVDD and IOVDD, stop the external clock when in power-down mode. The device does not gate the external clock. When running off the external clock, provide at a minimum two additional t<sub>CLK</sub>s after the POWERDOWN command is issued, otherwise the device does not enter power-down mode. Alternatively, select the internal oscillator before sending the POWERDOWN command to avoid any issues with decoding of the POWERDOWN and WAKEUP commands.

During power-down mode, the only commands that are available are RREG, RDATA, and WAKEUP.

#### 9.5.3.4 RESET

The RESET command resets the digital filter and sets all configuration register values to default settings. A RESET command also puts the device into standby mode. When in standby mode, the device waits for a rising edge on the START/SYNC pin or a START command to resume conversions. After sending the RESET command, a delay time of  $t_{d(RSSC)}$  is required before sending the first serial interface command or starting a conversion. See the *Timing Requirements* table for reset timing information.

If the device had been using an external clock, the reset sets the device to use the internal oscillator as a default configuration.

## 9.5.3.5 START

When the device is configured for continuous conversion mode, issue the START command for the device to start converting. Every time a conversion completes, the device automatically starts a new conversion until the STOP command is sent.

In single-shot conversion mode, the START command is used to start a single conversion. After the conversion completes, the device enters standby mode.

Tie the START/SYNC pin low when the device is controlled through the START and STOP commands. The START command is not decoded if the START/SYNC pin is high. If the device is already in conversion mode, the START command has no effect.

#### 9.5.3.6 STOP

The STOP command is used in continuous conversion mode to stop the device from converting. The current conversion is allowed to complete. After DRDY transitions low, the device enters standby mode. The STOP command has no effect in single-shot conversion mode.

Hold the START/SYNC pin low when the device is controlled through START and STOP commands.

#### 9.5.3.7 SYOCAL

The SYOCAL command initiates a system offset calibration. For a system offset calibration, the inputs must be externally shorted to a voltage within the input range, ideally near the mid-supply voltage of (AVDD + AVSS) / 2. The OFC registers are updated when the command completes. Calibration commands must be issued in conversion mode.

#### 9.5.3.8 SYGCAL

The SYGCAL command initiates the system gain calibration. For a system gain calibration, the input must be externally set to full-scale. The FSC registers are updated after this operation. Calibration commands must be issued in conversion mode.

### 9.5.3.9 SFOCAL


The SFOCAL command initiates a self offset calibration. The device internally shorts the inputs to mid-supply and performs the calibration. The OFC registers are updated after this operation. Calibration commands must be issued in conversion mode.



## 9.5.3.10 RDATA

Read conversion data from the device with the RDATA command at any time. 🛛 73 shows the read data sequence. The MSB of the conversion data is output on the first SCLK rising edge after the command. An RDATA command must be sent for each read operation. The ADC does not respond to commands until the read operation is complete, or terminated by taking CS high. New data indicated by the DRDY and DOUT/DRDY will not corrupt a read of conversion data with RDATA.

After all bytes are read, the data-byte sequence is repeated by continuing SCLK.



- (1)  $\overline{CS}$  can be tied low. If  $\overline{CS}$  is low, DOUT/ $\overline{DRDY}$  asserts low with  $\overline{DRDY}$ .
- (2) DOUT/DRDY is driven low with DRDY. If a read operation occurs after the DRDY falling edge, then DOUT/DRDY can be high or low.

#### 図 73. Read Data Sequence

#### 9.5.3.11 RREG

Use the RREG command to read the device register data. Read the register data one register at a time, or read a block of register data. The starting register address can be any register in the register map. The RREG command consists of two bytes. The first byte specifies the starting register address: 001r rrrr, where *r rrrr* is the starting register address. The second command byte is the number of registers to read (minus 1): 000n nnnn, where *n nnnn* is the number of registers to read minus 1.


After the read command is sent, the ADC responds with one or more register data bytes, most significant bit (MSB) first. If the byte count exceeds the last register address, the ADC begins to output zero data. During the register read operation, any conversion data that becomes available is not loaded to the output shift register to avoid data contention. However, the conversion data can be retrieved later by the RDATA command. After the register read command has started, further commands are blocked until one of the following conditions are met:

- The read operation is completed
- The read operation is terminated by taking CS high
- The read operation is terminated by a serial interface timeout
- The ADC is reset by toggling the RESET pin

**ISTRUMENTS** 

XAS

274 shows a two-register read operation example. As shown, the commands required to read data from two registers starting at register REF (address = 05h) are: command byte 1 = 25h and command byte 2 = 01h. Keep DIN low after the two command bytes are sent.



(1) CS can be set high or kept low between commands. If kept low, the command must be completed.

☑ 74. Read Register Sequence


## 9.5.3.12 WREG

Use the WREG command to write the device register data. The register data are written one register at a time or as a block of register data. The starting register address is any register in the register map.

The WREG command consists of two bytes. The first byte specifies the starting register address: 010r rrrr, where *r rrrr* is the starting register address The second command byte is the number of registers to write (minus 1): 000n nnnn, where *n nnnn* is the number of registers to write minus 1. The following byte (or bytes) is the register data, most significant bit (MSB) first. If the byte count exceeds the last register address, the ADC ignores the data. After the register write command has started, further commands are blocked until one of the following conditions are met:

- · The write operation is completed
- The write operation is terminated by taking  $\overline{CS}$  high
- The write operation is terminated by a serial interface timeout
- The ADC is reset by toggling the RESET pin

 $\boxtimes$  75 shows a two-register write operation example. As shown, the required commands to write data to two registers starting at register REF (address = 05h) are: command byte 1 = 45h and command byte 2 = 01h.



#### ☑ 75. Write Register Sequence



Writing new data to certain configuration registers resets the digital filter. Resetting the digital filter clears the output shift register and if a conversion is in progress, a new conversion starts. Writing to the following registers triggers a new conversion:

- Channel configuration register (02h)
- Gain setting register (03h)
- Data rate register (04h)
- Reference control register (05h), bits [5:0]
- Excitation current register 1 (06h), bits [3:0]
- Excitation current register 2 (07h)
- System control register (09h), bits [7:5]

When the device is configured with WREG, the first data ready indication occurs after the new conversion completes with the configuration settings. The previous conversion data are cleared at restart; therefore read the previous data before the register write operation. Again, a WREG to these registers only starts a new conversion if a conversion is in progress. If the device is in standby mode, the device sets the configuration according to the WREG data, but does not start a conversion until the START/SYNC pin is taken high or a START command is issued.

#### 9.5.4 Interfacing with Multiple Devices

When connecting multiple devices to a single SPI bus, SCLK, DIN, and DOUT/DRDY can be safely shared by using a dedicated chip-select (CS) line for each SPI-enabled device. When CS transitions high for the respective device, DOUT/DRDY enters a tri-state mode. Therefore, DOUT/DRDY cannot be used to indicate when new data are available if CS is high. Only the dedicated DRDY pin indicates that new data are available because the DRDY pin is actively driven even when CS is high.

In some cases, the DRDY pin cannot be interfaced to the microcontroller. This scenario can occur if there are insufficient GPIO channels available on the microcontroller or if the serial interface must be galvanically isolated and thus the amount of channels must be limited. In order to evaluate when a new conversion of one of the devices is ready, the microcontroller can periodically drop CS to the respective device and poll the state of the DOUT/DRDY pin.

When CS goes low, the DOUT/DRDY pin immediately drives either high or low. If the DOUT/DRDY line drives low, new data are available. If the DOUT/DRDY line drives high, no new data are available. This procedure requires that DOUT/DRDY is forced high after reading each conversion result and before taking CS high. To make sure DOUT/DRDY is taken high, send a RREG command to read a register where the least significant bit (LSB) is 1.

## 9.6 Register Map

## 9.6.1 Configuration Registers

The ADS114S0xB register map consists of 18, 8-bit registers. These registers are used to configure and control the device to the desired mode of operation. Access the registers through the serial interface by using the RREG and WREG register commands. As shown in the *Default* column of 表 14, the registers default to the initial settings after power-on or reset.

Data can be written as a block to multiple registers using a single WREG command. If data are written as a block, the data of certain registers take effect immediately when data are shifted in. Writing new data to certain registers results in a restart of conversions that are in progress. The registers that result in a conversion restart are discussed in the *WREG* section.

ADDR	REGISTER	DEFAULT	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
00h	ID	xxh			RESERVED				DEV_ID[2:0]	
01h	STATUS	80h	FL_POR	RDY	0	0	0	0	0	FL_REF
02h	INPMUX	01h		MUX	(P[3:0]			MUXN	[3:0]	
03h	PGA	00h	0	0	0	PGA_E	EN[1:0]		GAIN[2:0]	
04h	DATARATE	14h	0	CLK	MODE	1		DR[3	:0]	
05h	REF	10h	0	FL_REF_EN	REFP_BUF	REFN_BUF	REFS	EL[1:0]	REFC	ON[1:0]
06h	IDACMAG	00h	0	0	0	0	0 IMAG[3:0]			
07h	IDACMUX	FFh		I2MUX[3:0] I1MUX[3:0]					[3:0]	
08h	VBIAS	00h	0	VB_AINC	VB_AIN5	VB_AIN4	VB_AIN3	VB_AIN2	VB_AIN1	VB_AIN0
09h	SYS	10h		SYS_MON[2:0	]	CAL_SA	MP[1:0]	TIMEOUT	0	0
0Ah	RESERVED	00h				RESE	RVED			
0Bh	OFCAL0	00h				OFC	7:0]			
0Ch	OFCAL1	00h				OFC[	15:8]			
0Dh	RESERVED	00h				RESE	RVED			
0Eh	FSCAL0	00h		FSC[7:0]						
0Fh	FSCAL1	40h		FSC[15:8]						
10h	GPIODAT	00h	DIR[3:0] DAT[3:0]							
11h	GPIOCON	00h	0	0	0	0		CON	3:0]	

## 表 14. Configuration Register Map

## 9.6.2 Register Descriptions

表 15 lists the access codes for the ADS114S0xB registers.

## 表 15. ADS114S0xB Access Type Codes

Access Type	Code	Description
R	R	Read
R-W	R/W	Read or Write
W	W	Write
-n		Value after reset or the default value

## 9.6.2.1 Device ID Register (address = 00h) [reset = xxh]

## 図 76. Device ID (ID) Register

7	6	5	4	3	2	1	0
		RESERVED	DEV_ID[2:0]				
		R-xxh			R-xh		

## 表 16. Device ID (ID) Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:3	RESERVED	R	xxh	Reserved
				Values are subject to change without notice
2:0	DEV_ID[2:0]	R	xh	Device identifier
				Identifies the model of the device. 000 : Reserved 001 : Reserved 010 : Reserved 011 : Reserved 100 : ADS114S08B (12 channels, 16 bits) 101 : ADS114S06B (6 channels, 16 bits) 110 : Reserved 111 : Reserved

## 9.6.2.2 Device Status Register (address = 01h) [reset = 80h]

7	6	5	4	3	2	1	0
FL_POR	RDY	0	0	0	0	0	FL_REF
R/W-1h	R-0h						

図 77. Device Status (STATUS) Register

## 表 17. Device Status (STATUS) Register Field Descriptions

Bit	Field	Туре	Reset	Description				
7	FL_POR	R/W	1h	POR flag				
				Indicates a power-on reset (POR) event has occurred. 0 : Register has been cleared and no POR event has occurred 1 : POR event occurred and has not been cleared. Flag must be cleared by user register write (default).				
6	RDY	R	0h	Device ready flag				
				Indicates the device has started up and is ready for communication. 0 : ADC ready for communication (default) 1 : ADC not ready				
5:1	RESERVED	R	00h	Reserved				
				Always write 00h				
0	FL_REF	R	0h	External reference voltage monitor flag				
				Indicates the selected external reference voltage is lower than 0.3 V. Can be used to indicate a missing external reference voltage. The reference monitor is enabled with the FL_REF_EN bit in the reference control register (05h). 0 : Differential reference voltage ≥ 0.3 V (default) 1 : Differential reference voltage < 0.3 V				

www.tij.co.jp



#### www.tij.co.jp

# 9.6.2.3 Input Multiplexer Register (address = 02h) [reset = 01h]

7	6	5	2	1	3	2	1	0
	MUXI						N[3:0]	
	R/W	/-0h				R/V	V-1h	
	表 1	8. Input M	ultiplexer	(INPML	JX) Registe	r Field Descript	ions	
Bit	Field	Туре	Reset	Descr	iption			
7:4	MUXP[3:0]	R/W	Oh	Select 0000 : 0001 : 0010 : 0100 : 0101 : 0100 : 1000 : 1001 : 1000 : 1011 : 1010 : 1101 : 1110 :	AIN0 (default) AIN1 AIN2 AIN3 AIN4	tive input channel. 4S08B only) 4S08B only) 4S08B only) 4S08B only) 14S08B only)		
3:0	MUXN[3:0]	R/W	1h	Select 0000 : 0011 : 0010 : 0101 : 0100 : 0111 : 1000 : 1011 : 1000 : 1011 : 1100 : 1101 : 1110 :	AIN0 AIN1 (default) AIN2 AIN3 AIN4	ative input channel. 4S08B only) 4S08B only) 4S08B only) 4S08B only) 14S08B only)		

# 図 78. Input Multiplexer (INPMUX) Register

# 9.6.2.4 Gain Setting Register (address = 03h) [reset = 00h]

7	6	5		4 3	2	1	0
0	0	0		PGA_EN[1:0]		GAIN[2:0]	
R/W-0	Dh R/W-0h	R/W-0h		R/W-0h		R/W-0h	
	表 19. Gain Setting (		(PGA) Register Fie	eld Description	S		
Bit	Field	Туре	Reset	Description			
7:5	RESERVED	R/W	0h	Reserved			
				Always write 0h			
4:3	PGA_EN[1:0]	R/W	0h	PGA enable			
				Enables or bypasses 00 : PGA is powered measurements with 0 01 : PGA enabled (gr 10 : Reserved 11 : Reserved	down and bypasse unipolar supply (Set		
2:0	GAIN[2:0]	R/W	Oh	PGA gain selection           Configures the PGA           000 : 1 (default)           001 : 2           010 : 4           011 : 8           100 : 16           101 : 32           110 : 64           111 : 128			

## 図 79. Gain Setting (PGA) Register

(1) When bypassing the PGA, the user must also set GAIN[2:0] to 000.

www.tij.co.jp





#### www.tij.co.jp

# 9.6.2.5 Data Rate Register (address = 04h) [reset = 14h]

7	6	5	2	4 3 2 1 0
0	CLK	MODE	1	1 DR[3:0]
R/W-0	h R/W-0h	R/W-0h	R/W	V-1h R/W-4h
	表	20. Data Ra	ate (DAT/	ARATE) Register Field Descriptions
Bit	Field	Туре	Reset	Description
7	RESERVED	R/W	0h	Reserved Always write 0h
6	CLK	R/W	0h	Clock source selection
Ū				Configures the clock source to use either the internal oscillator or a external clock. 0 : Internal 4.096-MHz oscillator (default) 1 : External clock
5	MODE	R/W	0h	Conversion mode selection
				Configures the ADC for either continuous conversion or single-she conversion mode. 0 : Continuous conversion mode (default) 1 : Single-shot conversion mode
4	RESERVED	R/W	1h	Reserved
				Always write 1h
3:0	DR[3:0]	R/W	4h	Data rate selection           Configures the output data rate <sup>(1)</sup> .           0000 : 2.5 SPS           0001 : 5 SPS           0010 : 10 SPS           0011 : 16.6 SPS           0101 : 20 SPS (default)           0101 : 50SPS           0111 : 100 SPS           1001 : 200 SPS           1001 : 400 SPS           1011 : 1000 SPS           1011 : 1000 SPS           1011 : 1000 SPS           1101 : 4000 SPS           1101 : 4000 SPS           1110 : 4000 SPS           1111 : Reserved

## 図 80. Data Rate (DATARATE) Register

(1) Data rates of 60 Hz or less can offer line-cycle rejection; see the 50-Hz and 60-Hz Line Cycle Rejection section for more information.

## 9.6.2.6 Reference Control Register (address = 05h) [reset = 10h]

				· · · ·	<u> </u>		
7	6	5	4	3	2	1 0	
0	FL_REF_EN	REFP_BUF	REFN_E	UF REFSEL	_[1:0]	REFCON[1:0]	
R/W-0ł	n R/W-0h	R/W-0h	R/W-1	h R/W-0	Dh	R/W-0h	
	表	21. Reference	ce Control	(REF) Register Fiel	d Descriptio	ns	
Bit	Field	Туре	Reset	Description			
7	RESERVED	R/W	0h	Reserved Always write 0h			
6	FL_REF_EN	R/W	0h	External reference monitor enable Enables the external reference monitor. 0 : Disabled (default) 1 : Enabled			
5	REFP_BUF	R/W	Oh	Positive reference buffer bypass         Disables the positive reference buffer. Recommended when V <sub>(RI</sub> close to AVDD.         0 : Positive reference buffer enabled (default)         1 : Positive reference buffer bypassed			
4	REFN_BUF	R/W	1h	Negative reference buffe Disables the negative re close to AVSS. 0 : Negative reference but 1 : Negative reference but	ference buffer.	Recommended when V <sub>(REFNx)</sub> efault)	
3:2	REFSEL[1:0]	R/W	0h	Reference input selectio	on		
				Selects the reference input source for the ADC. 00 : REFP0, REFN0 (default) 01 : REFP1, REFN1 10 : Internal 2.5-V reference <sup>(1)</sup> 11 : Reserved			
1:0	REFCON[1:0]	R/W	0h	Internal voltage reference	ce configuration	l <sup>(2)</sup>	
				Configures the behavior o 00 : Internal reference off 01 : Internal reference on, 10 : Internal reference is a 11 : Reserved	(default) , but powers dow	n in power-down mode	

## 図 81. Reference Control (REF) Register

(1) Disable the reference buffers when the internal reference is selected for measurements.

(2) The internal voltage reference must be turned on to use the IDACs.



www.tij.co.jp



## 9.6.2.7 Excitation Current Register 1 (address = 06h) [reset = 00h]

7	6	5	4	3	2	1	0
0	0	0	0		IMAG	6[3:0]	
R/W-0h	R/W-0h	R/W-0h	R/W-0h		R/W	/-0h	

図 82. Excitation Current Register 1 (IDACMAG)

# 表 22. Excitation Current Register 1 (IDACMAG) Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:4	RESERVED	R/W	0h	Reserved
				Always write 0h
3:0	IMAG[3:0]	R/W	0h	IDAC magnitude selection
				Selects the value of the excitation current sources. Sets IDAC1 and IDAC2 to the same value. 0000 : Off (default) 0001 : 10 $\mu$ A 0010 : 50 $\mu$ A 0010 : 250 $\mu$ A 0100 : 250 $\mu$ A 0101 : 750 $\mu$ A 0111 : 1000 $\mu$ A 1010 : 1500 $\mu$ A 1000 : 1500 $\mu$ A 1001 : 2000 $\mu$ A 1011 : 0ff

~

Г

www.tij.co.jp

~

# 9.6.2.8 Excitation Current Register 2 (address = 07h) [reset = FFh]

\_

7	6	5	4	4 3	2	1	0
	I2N	/IUX[3:0]			111	MUX[3:0]	
	R	R/W-Fh			F	R/W-Fh	
	表 23. Exe	citation Cur	rent Regis	ster 2 (IDACMUX	) Register Field	Descriptions	
Bit	Field	Туре	Reset	Description			
7:4	I2MUX[3:0]	R/W	Fh	IDAC2 output cha	annel selection		
				0000 : AIN0 0001 : AIN1 0010 : AIN2 0011 : AIN3 0100 : AIN4 0101 : AIN5 0110 : AIN6 (ADS	114S08B onlý) S114S08B only) S114S08B only)		
3:0	I1MUX[3:0]	R/W	Fh	IDAC1 output changes Selects the output	annel selection channel for IDAC1.		
					114S08B onlý) S114S08B only) S114S08B only)		

#### 図 83. Excitation Current Register 2 (IDACMUX)

4

~



# 9.6.2.9 Sensor Biasing Register (address = 08h) [reset = 00h]

図 84. Sensor Biasing (VBIA	S) Register
----------------------------	-------------

7	6	5	4	3	2	1	0
0	VB_AINC	VB_AIN5	VB_AIN4	VB_AIN3	VB_AIN2	VB_AIN1	VB_AIN0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

## 表 24. Sensor Biasing (VBIAS) Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	RESERVED	R/W	0h	Reserved
				Always write 0h
6	VB_AINC	R/W	0h	AINCOM VBIAS selection <sup>(1)</sup>
				Enables VBIAS on the AINCOM pin. 0 : VBIAS disconnected from AINCOM (default) 1 : VBIAS connected to AINCOM
5	VB_AIN5	R/W	0h	AIN5 VBIAS selection <sup>(1)</sup>
				Enables VBIAS on the AIN5 pin. 0 : VBIAS disconnected from AIN5 (default) 1 : VBIAS connected to AIN5
4	VB_AIN4	R/W	0h	AIN4 VBIAS selection <sup>(1)</sup>
				Enables VBIAS on the AIN4 pin. 0 : VBIAS disconnected from AIN4 (default) 1 : VBIAS connected to AIN4
3	VB_AIN3	R/W	0h	AIN3 VBIAS selection <sup>(1)</sup>
				Enables VBIAS on the AIN3 pin. 0 : VBIAS disconnected from AIN3 (default) 1 : VBIAS connected to AIN3
2	VB_AIN2	R/W	0h	AIN2 VBIAS selection <sup>(1)</sup>
				Enables VBIAS on the AIN2 pin. 0 : VBIAS disconnected from AIN2 (default) 1 : VBIAS connected to AIN2
1	VB_AIN1	R/W	0h	AIN1 VBIAS selection <sup>(1)</sup>
				Enables VBIAS on the AIN1 pin. 0 : VBIAS disconnected from AIN1 (default) 1 : VBIAS connected to AIN1
0	VB_AIN0	R/W	0h	AIN0 VBIAS selection <sup>(1)</sup>
				Enables VBIAS on the AIN0 pin. 0 : VBIAS disconnected from AIN0 (default) 1 : VBIAS connected to AIN0

(1) The bias voltage can be selected for multiple analog inputs at the same time.

6

7

1:0

RESERVED

## 9.6.2.10 System Control Register (address = 09h) [reset = 10h]

5

R/W

	0	0		- U	2	· · · · · · · · · · · · · · · · · · ·	0		
	SYS_MON[2:0]			CAL_SAMP[1:0]	TIMEOUT	0	0		
	R/W-0h			R/W-2h	R/W-0h	R/W-0h	R/W-0h		
	3	表 25. Syste	em Contro	Control (SYS) Register Field Descriptions					
Bit	Field	Туре	Reset	Description					
7:5	SYS_MON[2:0]	R/W	0h	System monitor config	guration <sup>(1)</sup>				
				Enables a set of system 000 : Disabled (default) 001 : PGA inputs shorte AINx and the multiplexe 010 : Internal temperatu (PGA_EN[1:0] = 01); ga 011 : (AVDD – AVSS) / 100 : DVDD / 4 measur 101 : Burn-out current s 110 : Burn-out current s	ed to (AVDD + AVS r; gain set by user ure sensor measur- nin set by user <sup>(2)</sup> 4 measurement; g ement; gain set to ources enabled, 0 ources enabled, 1	SS) / 2 and discor ement; PGA must gain set to 1 <sup>(3)</sup> 1 <sup>(3)</sup> .2-µA setting -µA setting	nnected from		
4:3	CAL_SAMP[1:0]	R/W	2h	Calibration sample siz	e selection				
				Configures the number system gain calibration. 00 : 1 sample 01 : 4 samples 10 : 8 samples (default) 11 : 16 samples		jed for self and s	system offset a		
2	TIMEOUT	R/W	0h	SPI timeout enable					
				Enables the SPI timeou 0 : Disabled (default) 1 : Enabled	t function.				

## 図 85. System Control (SYS) Register

4

3

2

1

With system monitor functions enabled, the AINx multiplexer switches are open for the (AVDD + AVSS) / 2 measurement, the (1) temperature sensor, and the supply monitors.

When using the internal temperature sensor, gain must be 4 or less to keep the measurement within the PGA input voltage range. (2)

Reserved Always write 0h

(3) The PGA gain is automatically set to 1 when the supply monitors are enabled, regardless of the setting in GAIN[2:0].

0h



www.tij.co.jp

0



### 9.6.2.11 Reserved Register (address = 0Ah) [reset = 00h]

7	6	5	4	3	2	1	0
			RESE	RVED			
			R-(	00h			
		_					

## 図 86. Reserved Register

## 表 26. Reserved Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:0	RESERVED	Б	0.01	Reserved
7.0	RESERVED	ĸ	00h	Always write 00h

#### 9.6.2.12 Offset Calibration Register 1 (address = 0Bh) [reset = 00h]

#### 図 87. Offset Calibration Register 1 (OFCAL0)

7	6	5	4	3	2	1	0
			OFC	[7:0]			
			R/W	/-00h			

## 表 27. Offset Calibration Register 1 (OFCAL0) Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:0	OFC[7:0]	R/W	00h	Bits [7:0] of the offset calibration value.

### 9.6.2.13 Offset Calibration Register 2 (address = 0Ch) [reset = 00h]

## 図 88. Offset Calibration Register 2 (OFCAL1)

7	6	5	4	3	2	1	0
			OFC	[15:8]			
			R/W	/-00h			

#### 表 28. Offset Calibration Register 2 (OFCAL1) Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:0	OFC[15:8]	R/W	00h	Bits [15:8] of the offset calibration value.

## 9.6.2.14 Reserved Register (address = 0Dh) [reset = 00h]

### 図 89. Reserved Register

7	6	5	4	3	2	1	0
			RESE	RVED			
			R-	00h			

## 表 29. Reserved Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:0	RESERVED	Р	0.01	Reserved
7.0	RESERVED	ĸ	00h	Always write 00h

## 9.6.2.15 Gain Calibration Register 1 (address = 0Eh) [reset = 00h]

### **2** 90. Gain Calibration Register 1 (FSCAL0)

7	6	5	4	3	2	1	0
			FSC	[7:0]			
			R/W	′-00h			

## 表 30. Gain Calibration Register 1 (FSCAL0) Field Descriptions

Bit	Field	Туре	Reset	Description
7:0	FSC[7:0]	R/W	00h	Bits [7:0] of the gain calibration value.

## 9.6.2.16 Gain Calibration Register 2 (address = 0Fh) [reset = 40h]

## **2** 91. Gain Calibration Register 2 (FSCAL1)

7	6	5	4	3	2	1	0
			FSC	[15:8]			
			R/W	′-40h			

### 表 31. Gain Calibration Register 2 (FSCAL1) Field Descriptions

Bit	Field	Туре	Reset	Description
7:0	FSC[15:8]	R/W	40h	Bits [15:8] of the gain calibration value.

STRUMENTS

EXAS



## 9.6.2.17 GPIO Data Register (address = 10h) [reset = 00h]

## 図 92. GPIO Data (GPIODAT) Register

7	6	5	4	3	2	1	0
	DIR	[3:0]			DAT	[3:0]	
	R/V	V-0h			R/W	/-0h	

#### 表 32. GPIO Data (GPIODAT) Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:4	DIR[3:0]	R/W	0h	GPIO direction
				Configures the selected GPIO as an input or output. 0 : GPIO[x] configured as output (default) 1 : GPIO[x] configured as input
3:0	DAT[3:0]	R/W	0h	GPIO data
				Contains the data of the GPIO inputs or outputs. 0 : GPIO[x] is low (default) 1 : GPIO[x] is high

## 9.6.2.18 GPIO Configuration Register (address = 11h) [reset = 00h]

## 3. GPIO Configuration Register

7	6	5	4	3	2	1	0
0	0	0	0		CON	[3:0]	
R-0h	R-0h	R-0h	R-0h		R/W	/-0h	

## 表 33. GPIO Configuration (GPIOCON) Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:4	RESERVED	R	0h	Reserved
				Always write 0h
3:0	CON[3:0]	R/W	0h	GPIO pin configuration
				Configures the GPIO[x] pin as an analog input or GPIO. CON[x] corresponds to the GPIO[x] pin. 0 : GPIO[x] configured as analog input (default) <sup>(1)</sup> 1 : GPIO[x] configured as GPIO

(1) On the ADS114S06B, the GPIO pins default as disabled. Set the CON[3:0] bits to enable the respective GPIO pins.



# **10** Application and Implementation

#### 注


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## **10.1** Application Information

The ADS114S06B and ADS114S08B are precision, 16-bit,  $\Delta\Sigma$  ADCs that offer many integrated features to simplify the measurement of the most common sensor types (including various types of temperature, flow, and bridge sensors). Primary considerations when designing an application with the ADS114S0xB include analog input filtering, establishing an appropriate reference, and setting the absolute input voltage for the internal PGA. Connecting and configuring the serial interface appropriately is another concern. These considerations are discussed in the following sections.

#### **10.1.1 Serial Interface Connections**

☑ 94 shows the principle serial interface connections for the ADS114S0xB.



**2** 94. Serial Interface Connections

Most microcontroller SPI peripherals can interface with the ADS114S0xB. The interface operates in SPI mode 1 where CPOL = 0 and CPHA = 1. In SPI mode 1, SCLK idles low and data are launched or changed only on SCLK rising edges; data are latched or read by the master and slave on SCLK falling edges. Details of the SPI communication protocol employed by the devices are found in the *Serial Interface* section.

Place  $47-\Omega$  resistors in series with all digital input and output pins ( $\overline{CS}$ , SCLK, DIN, DOUT/ $\overline{DRDY}$ , and  $\overline{DRDY}$ ). This resistance smooths sharp transitions, suppresses overshoot, and offers some overvoltage protection. Care must be taken to meet all SPI timing requirements because the additional resistors interact with the bus capacitances present on the digital signal lines.




## **Application Information (continued)**

#### 10.1.2 Analog Input Filtering

Analog input filtering serves two purposes: first, to limit the effect of aliasing during the sampling process and second, to reduce external noise from being a part of the measurement.

As with any sampled system, aliasing can occur if proper antialias filtering is not in place. Aliasing occurs when frequency components are present in the input signal that are higher than half the sampling frequency of the ADC (also known as the Nyquist frequency). These frequency components are folded back and show up in the actual frequency band of interest below half the sampling frequency. Inside a  $\Delta\Sigma$  ADC, the input signal is oversampled at the modulator frequency,  $f_{MOD}$  and not at the output data rate.  $\boxtimes$  95 shows that the filter response of the digital filter repeats at multiples of  $f_{MOD}$ . Signals or noise up to a frequency where the filter response repeats are attenuated to a certain amount by the digital filter depending on the filter architecture. Any frequency components present in the input signal around the modulator frequency or multiples thereof are not attenuated and alias back into the band of interest, unless attenuated by an external analog filter.





## **Application Information (continued)**

Many sensor signals are inherently band limited; for example, the output of a thermocouple has a limited rate of change. In this case, the sensor signal does not alias back into the pass band when using a  $\Delta\Sigma$  ADC. However, any noise pick-up along the sensor wiring or the application circuitry can potentially alias into the pass band. Power line-cycle frequency and harmonics are one common noise source. External noise can also be generated from electromagnetic interference (EMI) or radio frequency interference (RFI) sources, such as nearby motors and cellular phones. Another noise source typically exists on the printed circuit board (PCB) itself in the form of clocks and other digital signals. Analog input filtering helps remove unwanted signals from affecting the measurement result.

A first-order resistor-capacitor (RC) filter is (in most cases) sufficient to either eliminate aliasing, or to reduce the effect of aliasing to a level below the noise floor of the sensor. Ideally, any signal beyond  $f_{MOD}$  / 2 is attenuated to a level below the noise floor of the ADC. The digital filter of the ADS114S0xB attenuates signals to a certain degree, as illustrated in the filter response plots in the *Digital Filter* section. In addition, noise components are usually smaller in magnitude than the actual sensor signal. Therefore, using a first-order RC filter with a cutoff frequency set at the output data rate or 10 times higher is generally a good starting point for a system design.

Internal to the device, prior to the PGA inputs, is an EMI filter; see 🛛 43. The cutoff frequency of this filter is approximately 40 MHz and helps reject high-frequency interference.

#### **10.1.3 External Reference and Ratiometric Measurements**

The full-scale range of the ADS114S0xB is defined by the reference voltage and the PGA gain (FSR =  $\pm V_{REF}$  / Gain). An external reference can be used instead of the integrated 2.5-V reference to adapt the FSR to the specific system needs. An external reference must be used if  $V_{IN} > 2.5$  V. For example, an external 5-V reference and an AVDD = 5 V are required in order to measure a single-ended signal that can swing between 0 V and 5 V.

The reference inputs of the device also allow the implementation of ratiometric measurements. In a ratiometric measurement, the same excitation source that is used to excite the sensor is also used to establish the reference for the ADC. As an example, a simple form of a ratiometric measurement uses the same current source to excite both the resistive sensor element (such as an RTD) and another resistive reference element that is in series with the element being measured. The voltage that develops across the reference element is used as the reference source for the ADC. Because current noise and drift are common to both the sensor measurement and the reference, these components cancel out in the ADC transfer function. The output code is only a ratio of the sensor element and the value of the reference resistor. The value of the excitation current source itself is not part of the ADC transfer function.

The example in the *Typical Application* section describes a system that uses a ratiometric measurement. One excitation current source is used to drive a reference resistor and an RTD. The ADC measurement represents a ratiometric measurement between the RTD value and a known reference resistor value.

#### 10.1.4 Establishing a Proper Input Voltage

The ADS114S0xB can be used to measure various types of input signal configurations: single-ended, pseudodifferential, and fully-differential signals (which can be either unipolar or bipolar). However, configuring the device properly for the respective signal type is important.

Signals where the negative analog input is fixed and referenced to analog ground ( $V_{AINN} = 0$  V) are commonly called *single-ended signals*. The input voltage of a single-ended signal consequently varies between 0 V and V<sub>IN</sub>. If the PGA is disabled and bypassed, the input voltage of the ADS114S0xB can be as low as 50 mV below AVSS and as large as 50 mV above AVDD. Therefore, set the PGA\_EN bits to 10 in the gain setting register (03h) to measure single-ended signals when a unipolar analog supply is used (AVSS = 0 V). Only a gain of 1 is possible in this configuration. Measuring a 0-mA to 20-mA or 4-mA to 20-mA signal across a load resistor of 100  $\Omega$  referenced to GND is a typical example. The ADS114S0xB can directly measure the signal across the load resistor using a unipolar supply, the internal 2.5-V reference, and gain = 1 when the PGA is bypassed.

If gain is needed to measure a single-ended signal, the PGA must be enabled. In this case, a bipolar supply is required for the ADS114S0xB to meet the input voltage requirement of the PGA. Signals where the negative analog input (AIN<sub>N</sub>) is fixed at a voltage other the 0 V are referred to as *pseudo-differential signals*. The input voltage of a pseudo-differential signal varies between  $V_{AINN}$  and  $V_{AINN} + V_{IN}$ .



## **Application Information (continued)**

Fully-differential signals in contrast are defined as signals having a constant common-mode voltage where the positive and negative analog inputs swing 180° out-of-phase but have the same amplitude.

The ADS114S0xB can measure pseudo-differential and fully-differential signals both with the PGA enabled or bypassed. However, the PGA must be enabled in order to measure any input with a gain greater than 1. The input voltage must meet the input and output voltage restrictions of the PGA, as explained in the *PGA Input-Voltage Requirements* section when the PGA is enabled. Setting the input voltage at or near (AVSS + AVDD) / 2 in most cases satisfies the PGA input voltage requirements.

Signals where both the positive and negative inputs are always  $\geq 0$  V are called *unipolar signals*. These signals can in general be measured with the ADS114S0xB using a unipolar analog supply (AVSS = 0 V). As mentioned previously, the PGA must be bypassed in order to measure single-ended, unipolar signals when using a unipolar supply.

A signal is called *bipolar* when either the positive or negative input can swing below 0 V. A bipolar analog supply (such as AVDD = 2.5 V, AVSS = -2.5 V) is required in order to measure bipolar signals with the ADS114S0xB. A typical application task is measuring a single-ended, bipolar,  $\pm 10$ -V signal where AIN<sub>N</sub> is fixed at 0 V and AIN<sub>P</sub> swings between -10 V and 10 V. The ADS114S0xB cannot directly measure this signal because the 10-V signal exceeds the analog power-supply limits. However, one possible solution is to use a bipolar analog supply (AVDD = 2.5 V, AVSS = -2.5 V), gain = 1, and a resistor divider in front of the ADS114S0xB. The resistor divider must divide the voltage down to  $\leq \pm 2.5$  V to be able to measure the voltage using the internal 2.5-V reference.

#### 10.1.5 Unused Inputs and Outputs

To minimize leakage currents on the analog inputs, leave unused analog and reference inputs floating, or connect the inputs to mid-supply or to AVDD. Connecting unused analog or reference inputs to AVSS is possible as well, but can yield higher leakage currents than the previously mentioned options. REFN0 is an exception; leave the REFN0 pin floating when not in use or tie the pin to AVSS.

GPIO pins operate on levels based on the analog supply. Do not float GPIO pins that are configured as digital inputs. Tie unused GPIO pins that are configured as digital inputs to the appropriate levels, AVDD or AVSS, including when in power-down mode. Tie unused GPIO output pins to AVSS through a pulldown resistor and set the output to 0 in the GPIO data register. For unused GPIO pins on the ADS114S06B, leave the GPIOCON register set to the default register values and connect these GPIO pins in the same manner as for an unused analog input.

Do not float unused digital inputs; excessive power-supply leakage current can result. Tie all unused digital inputs to the appropriate levels, IOVDD or DGND, even when in power-down mode. Connections for unused digital inputs are listed below.

- Tie the CS pin to DGND if CS is not used
- Tie the CLK pin to DGND if the internal oscillator is used
- Tie the START/SYNC pin to DGND to control conversions by commands
- Tie the RESET pin to IOVDD if the RESET pin is not used
- If the DRDY output is not used, leave the DRDY pin unconnected or tie the DRDY pin to IOVDD using a weak
  pullup resistor



## **Application Information (continued)**

#### 10.1.6 Pseudo Code Example


The following list shows a pseudo code sequence with the required steps to set up the device and the microcontroller that interfaces to the ADC in order to take subsequent readings from the ADS114S0xB in continuous conversion mode. The dedicated DRDY pin is used to indicate availability of new conversion data.

Power-up so that all supplies reach minimum operating levels; Delay for a minimum of 2.2 ms to allow power supplies to settle and power-up reset to complete; Configure the SPI interface of the microcontroller to SPI mode 1 (CPOL = 0, CPHA =1); If the  $\overline{CS}$  pin is not tied low permanently, configure the microcontroller GPIO connected to  $\overline{CS}$  as an output; Configure the microcontroller GPIO connected to the  $\overline{\text{DRDY}}$  pin as a falling edge triggered interrupt input; Set  $\overline{CS}$  to the device low; Delay for a minimum of  $t_{d(CSSC)}$ ; Send the RESET command (06h) to make sure the device is properly reset after power-up; //Optional Delay for a minimum of 4096  $\cdot$   $t_{\text{CLK}}\textsc{;}$ Read the status register using the RREG command to check that the RDY bit is 0; //Optional Clear the FL\_POR flag by writing 00h to the status register; //Optional Write the respective register configuration with the WREG command; For verification, read back all configuration registers with the RREG command; Send the START command (08h) to start converting in continuous conversion mode; Delay for a minimum of  $t_{d(SCCS)}$ ; Clear  $\overline{CS}$  to high (resets the serial interface); Loop Wait for DRDY to transition low; Take CS low; Delay for a minimum of  $t_{d(CSSC)}$ ; Send the RDATA command; Send 16 SCLK rising edges to read out conversion data on DOUT/DRDY; Delay for a minimum of t<sub>d(SCCS)</sub>; Clear CS to high; } Take CS low; Delay for a minimum of  $t_{d(CSSC)}$ ; Send the STOP command (0Ah) to stop conversions and put the device in standby mode; Delay <u>fo</u>r a minimum of t<sub>d(SCCS)</sub>; Clear CS to high;



#### **10.2 Typical Application**

☑ 96 shows a fault-protected, filtered, 3-wire RTD application circuit with hardware-based, lead-wire compensation. Two IDAC current sources provide the lead-wire compensation. One IDAC current source (IDAC1) provides excitation to the RTD element. The ADC reference voltage (pins AIN6 and AIN7) is derived from the voltage across resistor  $R_{REF}$  sourcing the same IDAC1 current, providing ratiometric cancellation of current-source drift. The other current source (IDAC2) has the same current setting, providing cancellation of lead-wire resistance by generating a voltage drop across lead-wire resistance  $R_{LEAD2}$  equal to the voltage across the lead wire resistance  $R_{RTD}$  voltage is measured differentially at ADC pins AIN1 and AIN2, the voltages across the lead wire resistance cancel. Resistor  $R_{BIAS}$  level-shifts the RTD signal to within the ADC specified input range. The current sources are provided by two additional pins (AIN5 and AIN3) that connect to the RTD through blocking diodes. The additional pins are used to route the RTD excitation currents around the input filter resistors, avoiding the voltage drop otherwise caused by the filter resistors  $R_{F1}$  and  $R_{F4}$ . The diodes protect the ADC inputs in the event of a miswired connection. The input filter resistors limit the input fault currents flowing into the ADC.





#### 10.2.1 Design Requirements

 $\frac{1}{8}$  34 shows the design requirements of the 3-wire RTD application.

DESIGN PARAMETER	VALUE
ADC supply voltage	4.75 V (minimum)
RTD sensor type	3-wire Pt100
RTD resistance range	20 $\Omega$ to 400 $\Omega$
RTD lead resistance range	0 Ω to 10 Ω
RTD self heating	1 mW
Accuracy <sup>(1)</sup>	±0.1 Ω

表 34. Design Requirements

(1)  $T_A = 25^{\circ}C$ . After offset and full-scale calibration.

#### 10.2.2 Detailed Design Procedure

The key considerations in the design of a 3-wire RTD circuit are the accuracy, the lead wire compensation, and the sensor self-heating. As the design values of  $\frac{1}{5}$  35 show, several values of excitation currents are available. The resolution is expressed in units of noise-free resolution (NFR). Noise-free resolution is resolution with no code flicker. The selection of excitation currents trades off resolution against sensor self-heating. In general, measurement resolution improves with increasing excitation current. Increasing the excitation current beyond 1000 µA results in no further improvement in resolution for this example circuit. The design procedure is based on a 500-µA excitation current, because this level of current results in very low sensor self-heating (0.4 mW).

I <sub>IDAC</sub> (μΑ)	NFR (Bits)	P <sub>RTD</sub> (mW)	V <sub>RTD</sub> (V)	Gain (V/V)	V <sub>REFMIN</sub> <sup>(1)</sup> (V)	V <sub>REF</sub> <sup>(2)</sup> (V)	R <sub>REF</sub> (kΩ)	V <sub>AINNLIM</sub> <sup>(3)</sup> (V)	V <sub>AINPLIM</sub> <sup>(4)</sup> (V)	R <sub>BIAS</sub> (kΩ)	V <sub>RTDN</sub> <sup>(5)</sup> (V)	V <sub>RTDP</sub> <sup>(6)</sup> (V)	V <sub>IDAC1</sub> <sup>(7)</sup> (V)
50	16.8	0.001	0.02	32	0.64	0.70	18	0.6	4.1	7.10	0.7	0.7	1.9
100	17.8	0.004	0.04	32	1.28	1.41	14.1	0.9	3.8	5.10	1.0	1.1	2.8
250	18.8	0.025	0.10	16	1.60	1.76	7.04	1.1	3.7	2.30	1.2	1.3	3.3
500	19.1	0.100	0.20	8	1.60	1.76	3.52	1.0	3.8	1.10	1.1	1.3	3.4
750	18.9	0.225	0.30	4	1.20	1.32	1.76	0.8	4.0	0.57	0.9	1.2	2.8
1000	19.3	0.400	0.40	4	1.60	1.76	1.76	0.9	3.9	0.50	1.0	1.4	3.5
1500	19.1	0.900	0.60	2	1.20	1.32	0.88	0.6	4.2	0.23	0.7	1.3	3.0
2000	18.3	1.600	0.80	1	0.80	0.90	0.45	0.3	4.5	0.10	0.4	1.2	2.4

表 35. RTD Circuit Design Parameters

(1) V<sub>REFMIN</sub> is the minimum reference voltage required by the design.

(2) V<sub>REF</sub> is the design target reference voltage allowing for 10% overrange.

(3) V<sub>AINNLIM</sub> is the absolute minimum input voltage required by the ADC.

(4) V<sub>AINPLIM</sub> is the absolute maximum input voltage required by the ADC.

(5)  $V_{\text{RTDN}}$  is the design target negative input voltage.

(6)  $V_{RTDP}$  is the design target positive input voltage.

(7)  $V_{IDAC1}$  is the design target IDAC1 loop voltage.

Initially,  $R_{LEAD1}$  and  $R_{LEAD2}$  are considered to be 0  $\Omega$ . Route the IDAC1 current through the external reference resistor,  $R_{REF}$ . IDAC1 generates the ADC reference voltage,  $V_{REF}$ , across the reference resistor.  $\ddagger$  12 defines this voltage:

$$V_{REF} = I_{IDAC1} \cdot R_{REF}$$

Route the second current (IDAC2) to the second RTD lead.

Program the IDAC value by using the IDACMAG register; however, only the IDAC1 current flows through the reference resistor and RTD. The IDAC1 current excites the RTD to produce a voltage proportional to the RTD resistance.  $\vec{x}$  13 defines the RTD voltage:

$$V_{RTD} = R_{RTD} \cdot I_{IDAC1}$$

As shown in  $\pm$  14 through  $\pm$  16, the ADC amplifies the RTD signal voltage (V<sub>RTD</sub>) and measures the resulting voltage against the reference voltage to produce a proportional digital output code.

Code ∝ V <sub>RTD</sub> · Gain / V <sub>REF</sub>	(14)
Code $\propto$ (R <sub>RTD</sub> · I <sub>IDAC1</sub> ) · Gain / (I <sub>IDAC1</sub> · R <sub>REF</sub> )	(15)
Code $\propto$ (R <sub>RTD</sub> · Gain) / R <sub>REF</sub>	(16)

As shown in  $\pm$  16, the RTD measurement depends on the value of the RTD, the PGA gain, and the reference resistor R<sub>REF</sub>, but not on the IDAC1 value. Therefore, the absolute accuracy and temperature drift of the excitation current does not matter.

The second excitation current (IDAC2) provides a second voltage drop across the second RTD lead resistance, R<sub>LEAD2</sub>. The second voltage drop compensates the voltage drop caused by I<sub>DAC1</sub> and R<sub>LEAD1</sub>. The leads of a 3-wire RTD typically have the same length; therefore, the lead resistance is typically identical. The differential voltage (V<sub>IN</sub>) across ADC inputs AIN8 and AIN9 is shown in  $\pm$  17, with lead resistance taken into account (R<sub>LEADx</sub>  $\neq$  0):

$V_{IN} = I_{IDAC1} \cdot (R_{RTD} + R_{LEAD1}) - I_{IDAC2} \cdot R_{LEAD2}$	(17)	
--	------	--

The expression for V<sub>IN</sub> reduces to  $\pm$  18 if R<sub>LEAD1</sub> = R<sub>LEAD2</sub> and I<sub>IDAC1</sub> = I<sub>IDAC2</sub>:

 $V_{IN} = I_{IDAC1} \cdot R_{RTD}$ 

74



(12)

(13)

(18)



In other words, the measurement error resulting from the voltage drop across the RTD lead resistance is compensated as long as the lead resistance values and the IDAC values are matched.

Using  $\vec{x}$  13, the value of RTD resistance (400  $\Omega$ , maximum) and the excitation current (500  $\mu$ A) yields an RTD voltage of V<sub>RTD</sub> = 500  $\mu$ A · 400  $\Omega$  = 0.2 V. Use the maximum gain of 8 in order to limit the corresponding loop voltage of IDAC1. Gain = 8 requires a minimum reference voltage V<sub>REFMIN</sub> = 0.2 V · 8 = 1.6 V. To provide margin for the ADC operating range, increase the target reference voltage by 10% (V<sub>REF</sub> = 1.6 V · 1.1 = 1.76 V).  $\vec{x}$  19 shows how to calculate the value of the reference resistor:

 $R_{REF} = V_{REF} / I_{IDAC1} = 1.76 \text{ V} / 500 \text{ }\mu\text{A} = 3.52 \text{ }k\Omega$ 

For this example application, 3.5 k $\Omega$  is chosen for R<sub>REF</sub>. For best results, use a precision reference resistor R<sub>REF</sub> with a low temperature drift (< 10 ppm/°C). Any change in R<sub>REF</sub> is reflected in the measurement as a gain error.

The next step in the design is determining the value of the  $R_{BIAS}$  resistor, in order to level shift the RTD voltage to meet the ADC absolute input-voltage specification. Calculate the minimum absolute voltage (V<sub>AINNLIM</sub>), as shown in  $\vec{x}$  20, to determine the required level-shift voltage:

AVSS + 0.15 + 
$$V_{RTDMAX} \cdot (Gain - 1) / 2 \le V_{AINNLIM}$$

where

- V<sub>RTDMAX</sub> = maximum differential RTD voltage = 0.2 V
- - Gain = 8
    AVSS = 0 V (20)

The result of the equation requires a minimum absolute input voltage ( $V_{RTDN}$ ) > 0.85 V. Therefore, the RTD voltage must be level shifted by a minimum of 0.85 V. To meet this requirement, a target level-shift value of 1 V is chosen to provide extra margin.  $\vec{x}$  21 calculates the value of  $R_{BIAS}$ :

$$R_{BIAS} = V_{AINN} / (I_{IDAC1} + I_{IDAC2}) = 1 V / (2 \cdot 500 \ \mu\text{A}) = 1 \ \text{k}\Omega$$
(21)

Verify that the positive RTD voltage ( $V_{RTDP}$ ) is less than the maximum absolute input voltage ( $V_{AINPLIM}$ ), as shown in  $\pm$  22. after the level-shift voltage is determined:

 $V_{AINPLIM} \le AVDD - 0.15 - V_{RTDMAX} \cdot (Gain - 1) / 2$ 

where

- V<sub>RTDMAX</sub> = maximum differential RTD voltage = 0.2 V
- Gain = 8
- AVDD = 4.75 V (minimum)

Solving  $\pm$  22 results in a required V<sub>RTDP</sub> of less than 3.9 V.  $\pm$  23 calculates the V<sub>RTDP</sub> input voltage:

 $V_{AINP} = V_{RTDN} + I_{IDAC1} \cdot (R_{RTD} + R_{LEAD1}) = 1 V + 500 \ \mu A \cdot (400 \ \Omega + 10 \ \Omega) = 1.2 V$ (23)

Because 1.2 V is less than the 3.9-V maximum input voltage limit, the absolute positive and negative RTD voltages are within the ADC specified input range.

The next step in the design is to verify that the IDACs have enough voltage headroom (compliance voltage) to operate. The loop voltage of the excitation current must be less than the supply voltage minus the specified IDAC compliance voltage. Calculate the voltage drop developed across each IDAC current path to AVSS. In this circuit, IDAC1 has the largest voltage drop developed across its current path. The IDAC1 calculation is sufficient to satisfy IDAC2 because the IDAC2 voltage drop is always less than IDAC1 voltage drop. 式 24 shows the sum of voltages in the IDAC1 loop:

 $V_{\text{IDAC1}} = [(I_{\text{IDAC1}} + I_{\text{IDAC2}}) \cdot (R_{\text{LEAD3}} + R_{\text{BIAS}})] + [I_{\text{IDAC1}} \cdot (R_{\text{RTD}} + R_{\text{LEAD1}} + R_{\text{REF}})] + V_{\text{D}}$ 

where

V<sub>D</sub> = external blocking diode voltage

(24)

(22)

(19)



Many applications benefit from using an analog filter at the inputs to remove noise and interference from the signal. Filter components are placed on the ADC inputs ( $R_{F1}$ ,  $R_{F2}$ ,  $C_{DIF1}$ ,  $C_{CM1}$ , and  $C_{CM2}$ ), as well as on the reference inputs ( $R_{F3}$ ,  $R_{F4}$ ,  $C_{DIF2}$ ,  $C_{CM3}$ , and  $C_{CM4}$ ). The filters remove both differential and common-mode noise. The application shows a differential input noise filter formed by  $R_{F1}$ ,  $R_{F2}$  and  $C_{DIF1}$ , with additional differential mode capacitance provided by the common-mode filter capacitors,  $C_{CM1}$  and  $C_{CM2}$ .  $\ddagger 25$  calculates the differential –3-dB cutoff frequency:

$$f_{\text{DIF}} = 1 / [2\pi \cdot (R_{\text{F1}} + R_{\text{F2}}) \cdot (C_{\text{DIF1}} + C_{\text{CM1}} || C_{\text{CM2}})]$$
(25)

The common-mode noise filter is formed by components  $R_{F1}$ ,  $R_{F2}$ ,  $C_{CM1}$ , and  $C_{CM2}$ .  $\pm$  26 calculates the common-mode signal –3-dB cutoff frequency:

$$f_{CM} = 1 / (2\pi \cdot R_{F1} \cdot C_{CM1}) = 1 / (2\pi \cdot R_{F2} \cdot C_{CM2})$$
(26)

Mismatches in the common-mode filter components convert common-mode noise into differential noise. To reduce the effect of mismatch, use a differential mode filter with a corner frequency that is at least 10 times lower than the common-mode filter corner frequency. The low-frequency differential filter removes the common-mode converted noise. The filter resistors ( $R_{Fx}$ ) also serve as current-limiting resistors. These resistors limit the current into the analog inputs (AINx) of the device to safe levels when an overvoltage occurs on the inputs.

Filter resistors lead to an offset voltage error because of the dc input current leakage flowing into and out of the device. Remove this voltage error by system offset calibration. Resistor values that are too large generate excess thermal noise and degrade the overall noise performance. The recommended range of the filter resistor values is 100  $\Omega$  to 10 k $\Omega$ . The properties of the capacitors are important because the capacitors are connected to the signal; use high-quality COG ceramics or film-type capacitors.

For consistent noise performance across the full range of RTD measurements, match the corner frequencies of the input and reference filter. See the *RTD Ratiometric Measurements and Filtering Using the ADS1148 and ADS1248 Application Report* for detailed information on matching the input and reference filter.

#### 10.2.2.1 Register Settings

表 36 shows the register settings for this design.

REGISTERNAMESETTINGDESCRIPTION02hINPMUX12hSelect AIN <sub>P</sub> = AIN1 and AIN <sub>N</sub> = AIN203hPGA0BhPGA enabled, PGA Gain = 804hDATARATE14hContinuous conversion mode, 20-SPS data rate05hREF06hPositive and negative reference buffers enabled, REFP1 and REFN1 reference inputs selected, internal reference always on06hIDACMAG05hIDAC magnitude set to 500 µA07hIDACMUX35hIDAC2 set to AIN3, IDAC1 set to AIN508hVBIAS00h09hSYS10h0AhOFCAL0 <sup>(1)</sup> xxh0ChOFCAL1xxh0DhFSCAL0 <sup>(1)</sup> xxh0EhFSCAL1xxh0FhFSCAL2xxh						
REGISTER	NAME	SETTING	DESCRIPTION			
02h	INPMUX	12h	Select $AIN_P = AIN1$ and $AIN_N = AIN2$			
03h	PGA	0Bh	PGA enabled, PGA Gain = 8			
04h	DATARATE	14h	Continuous conversion mode, 20-SPS data rate			
05h	REF	06h				
06h	IDACMAG	05h	IDAC magnitude set to 500 µA			
07h	IDACMUX	35h	IDAC2 set to AIN3, IDAC1 set to AIN5			
08h	VBIAS	00h				
09h	SYS	10h				
0Ah	OFCAL0 <sup>(1)</sup>	xxh				
0Bh	OFCAL1	xxh				
0Ch	OFCAL2	xxh				
0Dh	FSCAL0 <sup>(1)</sup>	xxh				
0Eh	FSCAL1	xxh				
0Fh	FSCAL2	xxh				
10h	GPIODAT	00h				
11h	GPIOCON	00h				

#### 表 36. Register Settings

(1) A two-point offset and gain calibration removes errors from the R<sub>REF</sub> tolerance. The results are used for the OFC and FSC registers.



#### 10.2.3 Application Curves

ADS114S06B, ADS114S08B JAJSDU5A – AUGUST 2017–REVISED FEBRUARY 2020


To test the accuracy of the acquisition circuit, a series of calibrated high-precision discrete resistors are used as an input to the system. Measurements are taken at  $T_A = 25^{\circ}$ C. 🛛 97 displays the resistance measurement over an input span from 20  $\Omega$  to 400  $\Omega$ . Any offset error is generally attributed to the offset of the ADC, and the gain error can be attributed to the accuracy of the R<sub>REF</sub> resistor and the ADC. The R<sub>REF</sub> value is also calibrated to reduce the gain error contribution.

Precision temperature measurement applications are typically calibrated to remove the effects of gain and offset errors that generally dominate the total system error. The simplest calibration method is a linear, or two-point calibration that applies an equal and opposite gain and offset term to cancel the measured system gain and offset error. In this particular tested application, the gain and offset error was very small, and did not require additional calibration other than the self offset and gain calibration provided by the device. 98 shows the resulting measured resistance error.

The results in  $\boxtimes$  98 are converted to temperature accuracy by dividing the results by the RTD sensitivity ( $\alpha$ ) at the measured resistance. Over the full resistance input range, the maximum total measured error is ±0.0190  $\Omega$ .  $\rightrightarrows$  27 uses the measured resistance error and the RTD sensitivity at 0°C to calculate the measured temperature accuracy.

Error (°C) = Error (
$$\Omega$$
) /  $\alpha_{@0^{\circ}C}$  = ±0.0190  $\Omega$  / 0.39083  $\Omega$  / °C = ±0.049°C

図 99 displays the calculated temperature accuracy of the circuit assuming a linear RTD resistance to temperature response. This figure does not include any linearity compensation of the RTD, but ⊠ 99 does remove offset and gain error, which can be calibrated with the OFC and FSC registers.



(27)




### 10.3 What To Do and What Not To Do

- Do partition the analog, digital, and power-supply circuitry into separate sections on the PCB.
- Do use a single ground plane for analog and digital grounds.
- Do place the analog components close to the ADC pins using short, direct connections.
- Do keep the SCLK pin free of glitches and noise.
- Do verify that the analog input voltages are within the specified PGA input voltage range under all input conditions.
- Do float unused analog input pins to minimize input leakage current on all other analog inputs. Connecting unused pins to AVDD is the next best option.
- Do provide current limiting to the analog inputs in case overvoltage faults occur.
- Do use a low-dropout linear regulator (LDO) to reduce ripple voltage generated by switch-mode power supplies. Reducing ripple is especially important for AVDD where the supply noise can affect the performance.
- Don't cross analog and digital signals.
- Don't allow the analog and digital power supply voltages to exceed 5.5 V under any condition, including during power-up and power-down.




## What To Do and What Not To Do (continued)


☑ 100 shows the do's and don'ts of the ADC circuit connections.



Single-ended input, PGA enabled




Single-ended input, PGA bypassed



Single-ended input, PGA enabled

AVDD


PGA



Single-ended input, PGA enabled

INCORRECT

Device




DVDD

16-bit ΔΣ ADC

DGND

Device

Low impedance AGND/DGND connection






図 100. Do's and Don'ts Circuit Connections



### **11 Power Supply Recommendations**

#### **11.1 Power Supplies**

The ADS114S0xB requires three power supplies: analog (AVDD, AVSS), digital core (DVDD, DGND), and digital I/O (IOVDD, DGND). The analog power supply can be bipolar (for example, AVDD = 2.5 V, AVSS = -2.5 V) or unipolar (for example, AVDD = 3.3 V, AVSS = 0 V) and is independent of the digital power supplies. DVDD is used to power the digital circuits of the devices. IOVDD sets the digital I/O levels (with the exception of the GPIO levels that are set by the analog supply of AVDD and AVSS). IOVDD must be equal to or larger than DVDD.

### 11.2 Power-Supply Sequencing


AVDD and DVDD may be powered up in any order. However, IOVDD is recommended to be powered up before or at the same time as DVDD. If DVDD comes up before IOVDD, a reset of the device using the RESET pin or the RESET command may be required.

#### 11.3 Power-On Reset

An internal POR is released after all three supplies exceed approximately 1.65 V. Each supply has an individual POR circuit. A brownout condition on any of the three supplies triggers a reset of the complete device.

#### 11.4 Power-Supply Decoupling

Good power-supply decoupling is important to achieve best performance. AVDD must be decoupled with at least a 330-nF capacitor to AVSS. DVDD and IOVDD (when not connected to DVDD) must be decoupled with at least a 0.1- $\mu$ F capacitor to DGND. 🛛 101 and 🖾 102 show typical power-supply decoupling examples for unipolar and bipolar analog supplies, respectively. Place the bypass capacitors as close to the power-supply pins of the device as possible using low-impedance connections. Use multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. To reduce inductance on the supply pins, avoid the use of vias for connecting the capacitors to the supply pins. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground planes. Connect analog and digital grounds together as close to the device as possible.





## 12 Layout

### 12.1 Layout Guidelines

Employing best design practices is recommended when laying out a printed-circuit board (PCB) for both analog and digital components. This recommendation generally means that the layout separates analog components [such as ADCs, amplifiers, references, digital-to-analog converters (DACs), and analog MUXs] from digital components [such as microcontrollers, complex programmable logic devices (CPLDs), field-programmable gate arrays (FPGAs), radio frequency (RF) transceivers, universal serial bus (USB) transceivers, and switching regulators]. 🛛 103 shows an example of good component placement. Although 🖾 103 provides a good example of component placement, the best placement for each application is unique to the geometries, components, and PCB fabrication capabilities employed. That is, there is no single layout that is perfect for every design and careful consideration must always be used when designing with any analog component.




図 103. System Component Placement

The following basic recommendations for layout of the ADS114S0xB help achieve the best possible performance of the ADC. A good design can be ruined with a bad circuit layout.

- Separate analog and digital signals. To start, partition the board into analog and digital sections where the layout permits. Route digital lines away from analog lines. This prevents digital noise from coupling back into analog signals.
- The ground plane can be split into an analog plane (AGND) and digital plane (DGND), but this splitting is not necessary. Place digital signals over the digital plane, and analog signals over the analog plane. As a final step in the layout, the split between the analog and digital grounds must be connected to together at the ADC.
- Fill void areas on signal layers with ground fill.
- Provide good ground return paths. Signal return currents will flow on the path of least impedance. If the ground plane is cut or has other traces that block the current from flowing right next to the signal trace, another path must be found to return to the source and complete the circuit. If forced into a larger path, the chance that the signal radiates increases. Sensitive signals are more susceptible to EMI interference.
- Use bypass capacitors on supplies to reduce high-frequency noise. Do not place vias between bypass capacitors and the active device. Placing the bypass capacitors on the same layer as close to the active device yields the best results.
- Consider the resistance and inductance of the routing. Often, traces for the inputs have resistances that react
  with the input bias current and cause an added error voltage. Reducing the loop area enclosed by the source
  signal and the return current reduces the inductance in the path. Reducing the inductance reduces the EMI
  pickup and reduces the high-frequency impedance at the input of the device.
- Watch for parasitic thermocouples in the layout. Dissimilar metals going from each analog input to the sensor can create a parasitic themocouple that can add an offset to the measurement. Differential inputs must be matched for both the inputs going to the measurement source.
- Analog inputs with differential connections must have a capacitor placed differentially across the inputs. Best
  input combinations for differential measurements use adjacent analog input lines (such as AIN0, AIN1 and
  AIN2, AIN3). The differential capacitors must be of high quality. The best ceramic chip capacitors are COG
  (NPO) that have stable properties and low noise characteristics.

#### ADS114S06B, ADS114S08B

JAJSDU5A-AUGUST 2017-REVISED FEBRUARY 2020



www.tij.co.jp

### 12.2 Layout Example




図 104. ADS114S0xB Layout Example



## 13 デバイスおよびドキュメントのサポート

## 13.1 デバイス・サポート

#### 13.1.1 開発サポート

テキサス・インスツルメンツ、『ADS1x4S0x Design Calculator』(英語)

### 13.2 ドキュメントのサポート

#### 13.2.1 関連資料

関連資料については、以下を参照してください。

- テキサス・インスツルメンツ、『ADS114S0x 低消費電力、低ノイズ、高度統合、6 および 12 チャネル、4kSPS、16 ビット、デルタ-シグマ ADC、PGA および基準電圧搭載』データシート
- テキサス・インスツルメンツ、『REF50xx 低ノイズ、超低ドリフト、高精度基準電圧』データシート
- テキサス・インスツルメンツ、『ADS1148およびADS1248を使用したRTDレシオメトリック測定およびフィルタリング』アプリケーション・レポート
- テキサス・インスツルメンツ、『3-Wire RTD Measurement System Reference Design, -200℃ to 850℃』リファレンス・ガイド(英語)

### 13.3 関連リンク

次の表に、クイック・アクセス・リンクを示します。カテゴリには、技術資料、サポートおよびコミュニティ・リソース、ツールとソフトウェア、およびご注文へのクイック・アクセスが含まれます。

製品	プロダクト・フォルダ	ご注文はこちら	技術資料	ツールとソフトウェア	サポートとコミュニティ
ADS114S06B	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック
ADS114S08B	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック

#### 表 37. 関連リンク

### 13.4 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 13.5 コミュニティ・リソース

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 13.6 商標

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### 13.7 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感 、であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

#### 13.8 Glossary

#### SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



## 14 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。これらの情報は、指定のデバイスに対して提供されている最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
ADS114S06BIPBS	ACTIVE	TQFP	PBS	32	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	114S06B	Samples
ADS114S06BIPBSR	ACTIVE	TQFP	PBS	32	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	114S06B	Samples
ADS114S06BIRHBR	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS 114S06B	Samples
ADS114S06BIRHBT	ACTIVE	VQFN	RHB	32	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS 114S06B	Samples
ADS114S08BIPBS	ACTIVE	TQFP	PBS	32	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	114S08B	Samples
ADS114S08BIPBSR	ACTIVE	TQFP	PBS	32	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	114S08B	Samples
ADS114S08BIRHBR	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS 114S08B	Samples
ADS114S08BIRHBT	ACTIVE	VQFN	RHB	32	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS 114S08B	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



#### www.ti.com

## PACKAGE OPTION ADDENDUM

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS114S06BIPBSR	TQFP	PBS	32	1000	330.0	16.4	7.2	7.2	1.5	12.0	16.0	Q2
ADS114S06BIRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
ADS114S06BIRHBT	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
ADS114S08BIPBSR	TQFP	PBS	32	1000	330.0	16.4	7.2	7.2	1.5	12.0	16.0	Q2
ADS114S08BIRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
ADS114S08BIRHBT	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2



www.ti.com

## PACKAGE MATERIALS INFORMATION

20-Apr-2023



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS114S06BIPBSR	TQFP	PBS	32	1000	350.0	350.0	43.0
ADS114S06BIRHBR	VQFN	RHB	32	3000	346.0	346.0	33.0
ADS114S06BIRHBT	VQFN	RHB	32	250	210.0	185.0	35.0
ADS114S08BIPBSR	TQFP	PBS	32	1000	350.0	350.0	43.0
ADS114S08BIRHBR	VQFN	RHB	32	3000	346.0	346.0	33.0
ADS114S08BIRHBT	VQFN	RHB	32	250	210.0	185.0	35.0


## TEXAS INSTRUMENTS

www.ti.com

### TRAY



20-Apr-2023



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*	All dimensions are nomina	l											
	Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (µm)	P1 (mm)	CL (mm)	CW (mm)
	ADS114S06BIPBS	PBS	TQFP	32	250	10 X 25	150	315	135.9	7620	12.2	11.1	11.25
ĺ	ADS114S08BIPBS	PBS	TQFP	32	250	10 X 25	150	315	135.9	7620	12.2	11.1	11.25

## **RHB 32**

5 x 5, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




## **RHB0032M**

## **PACKAGE OUTLINE**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK-NO LEAD



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing 1. per ASME Y14.5M.
- 2.
- This drawing is subject to change without notice. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance. 3.




## **RHB0032M**

## **EXAMPLE BOARD LAYOUT**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




## **RHB0032M**

## **EXAMPLE STENCIL DESIGN**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



PBS (S-PQFP-G32)

PLASTIC QUAD FLATPACK



B. This drawing is subject to change without notice.



# PBS (S-PQFP-G32)

# PLASTIC QUAD FLATPACK



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - E. Customers should contact their board fabrication site for recommended solder mask tolerances between and around signal pads.



#### 重要なお知らせと免責事項

TIは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや 設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供してお り、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的に かかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプ リケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載す ることは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを 自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供され ています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありま せん。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated