TEXAS INSTRUMENTS

CD54HC4051, CD74HC4051, CD54HCT4051, CD74HCT4051, CD54HC4052, CD74HC4052, CD54HCT4052, CD74HCT4052, CD54HC4053, CD74HC4053, CD54HCT4053, CD74HCT4053

JAJSHG0N – NOVEMBER 1997 – REVISED APRIL 2024

CDx4HC405x、CD4HCT405x 高速 CMOS ロジック アナログ マルチプレクサおよびデマルチプレクサ

1 特長

- 車載アプリケーション認定済み
- 幅広いアナログ入力電圧範囲：±5V (最大値)
- 低オン抵抗：
  - 70Ω (V_{CC} - V_{EE} = 4.5V での標準値)
  - 40Ω (V_{CC} - V_{EE} = 9V での標準値)
- スイッチ間の低いクロストーク
- 高速なスイッチングおよび伝搬速度
- ブレイク ビフォー メイクのスイッチング動作
- 広い動作温度範囲：
  -40℃～+125℃
- 動作制御電圧：4.5V～5.5V
- スイッチ電圧：0V～10V
- LSTTL 入力ロジックと直接互換、
  V_{IL} = 0.8V (最大値)、V_{IH} = 2V (最小値)
- CMOS 入力互換、
  V_{OL}、V_{OH} で I_I ≦ 1µA

2 アプリケーション

- デジタル ラジオ
- 信号ゲーティング
- ファクトリ オートメーション
- テレビ
- 電化製品
- プログラマブル ロジック回路
- センサ

3 概要

この CDx4HC405x および CDx4HCT405x デバイスはデジタル制御のアナログ スイッチで、シリコン ゲート CMOS テクノロジを使用し、標準 CMOS IC の低い消費電力で LSTTL と同様の動作速度を実現しています。

このアナログ マルチプレクサおよびデマルチプレクサは、電圧電源範囲 (例：V_{CC} から V_{EE} まで) にわたって変化する可能性があるアナログ電圧を制御します。これは双方向のスイッチで、任意のアナログ入力を出力として使用でき、その逆も行えます。このスイッチはオン抵抗が低く、オフ時のリーク電流が小さい特長があります。さらに、High のときにすべてのスイッチをオフ状態に無効化するディセーブル制御を備えています。

製品情報

部品番号	T_A	パッケージ[(1)]	パッケージ サイズ[(2)]
CD54HCx405x	-55℃～125℃	J (CDIP、16)	19.56mm × 6.92mm
CD74HCx405x		N (PDIP、16)	19.30mm × 6.35mm
		D (SOIC、16)	9.9mm × 3.9mm
		NS (SOP、16)	10.3mm × 5.3mm
		PW (TSSOP、16)	5mm × 4.4mm

(1) 詳細については、セクション 11 を参照してください。
(2) パッケージ サイズ (長さ × 幅) は公称値であり、該当する場合はピンも含まれます。

English Data Sheet: SCHS122

CD54HC4051, CD74HC4051, CD54HCT4051, CD74HCT4051, CD54HC4052, CD74HC4052,
CD54HCT4052, CD74HCT4052, CD54HC4053, CD74HC4053, CD54HCT4053, CD74HCT4053
JAJSHG0N – NOVEMBER 1997 – REVISED APRIL 2024

www.ti.com/ja-jp

HCT4051 の機能図

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: *CD54HC4051 CD74HC4051 CD54HCT4051 CD74HCT4051 CD54HC4052 CD74HC4052 CD54HCT4052 CD74HCT4052 CD54HC4053 CD74HC4053 CD54HCT4053 CD74HCT4053*

English Data Sheet: SCHS122

www.ti.com/ja-jp

CD54HC4051, CD74HC4051, CD54HCT4051, CD74HCT4051, CD54HC4052, CD74HC4052,
CD54HCT4052, CD74HCT4052, CD54HC4053, CD74HC4053, CD54HCT4053, CD74HCT4053

JAJSHG0N – NOVEMBER 1997 – REVISED APRIL 2024

Table of Contents

資料に関するフィードバック (ご意見やお問い合わせ) を送信

CD54HC4051, CD74HC4051, CD54HCT4051, CD74HCT4051, CD54HC4052, CD74HC4052, CD54HCT4052, CD74HCT4052, CD54HC4053, CD74HC4053, CD54HCT4053, CD74HCT4053

JAJSHG0N – NOVEMBER 1997 – REVISED APRIL 2024

www.ti.com/ja-jp

4 Pin Configuration and Functions

図 4-1. CDx4HCx4051 J, N, D, NS, PW Packages 16-Pin CDIP, PDIP, SOIC, SO, TSSOP (Top View)

表 4-1. Pin Functions for CDxHCx4051B

PIN		TYPE[1]	DESCRIPTION
NAME	NO.		
CH A4 IN/OUT	1	I/O	Channel 4 in/out
CH A6 IN/OUT	2	I/O	Channel 6 in/out
COM OUT/IN	3	I/O	Common out/in
CH A7 IN/OUT	4	I/O	Channel 7 in/out
CH A5 IN/OUT	5	I/O	Channel 5 in/out
!E	6	I	Enable Channels (Active Low)
V_{EE}	7	—	Negative power input
GND	8	—	Ground
S2	9	I	Channel select 2
S1	10	I	Channel select 1
S0	11	I	Channel select 0
CH A3 IN/OUT	12	I/O	Channel 3 in/out
CH A0 IN/OUT	13	I/O	Channel 0 in/out
CH A1 IN/OUT	14	I/O	Channel 1 in/out
CH A2 IN/OUT	15	I/O	Channel 2 in/out
V_{CC}	16	—	Positive power input

(1)   I = input, O = output

    Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: *CD54HC4051 CD74HC4051 CD54HCT4051 CD74HCT4051 CD54HC4052 CD74HC4052 CD54HCT4052 CD74HCT4052 CD54HC4053 CD74HC4053 CD54HCT4053 CD74HCT4053*

English Data Sheet: SCHS122

TEXAS INSTRUMENTS

www.ti.com/ja-jp

CD54HC4051, CD74HC4051, CD54HCT4051, CD74HCT4051, CD54HC4052, CD74HC4052, CD54HCT4052, CD74HCT4052, CD54HC4053, CD74HC4053, CD54HCT4053, CD74HCT4053

JAJSHG0N – NOVEMBER 1997 – REVISED APRIL 2024

図 4-2. CDx4HCx4052 J, N, D, NS, PW Packages 16-Pin CDIP, PDIP, SOIC, SO, TSSOP (Top View)

表 4-2. Pin Functions for CDx4HCx4052B

PIN		TYPE[1]	DESCRIPTION
NAME	NO.		
CH B0 IN/OUT	1	I/O	Channel B0 in/out
CH B2 IN/OUT	2	I/O	Channel B2 in/out
COM B OUT/IN	3	I/O	B common out/in
CH B3 IN/OUT	4	I/O	Channel B3 in/out
CH B1 IN/OUT	5	I/O	Channel B1 in/out
!E	6	I	Enable channels (Active Low)
V_{EE}	7	—	Negative power input
GND	8	—	Ground
S1	9	I	Channel select 1
S0	10	I	Channel select 0
CH A3 IN/OUT	11	I/O	Channel A3 in/out
CH A0 IN/OUT	12	I/O	Channel A0 in/out
COM A IN/OUT	13	I/O	A common out/in
CH A1 IN/OUT	14	I/O	Channel A1 in/out
CH A2 IN/OUT	15	I/O	Channel A2 in/out
V_{CC}	16	—	Positive power input

(1) I = input, O = output

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Product Folder Links: CD54HC4051 CD74HC4051 CD54HCT4051 CD74HCT4051 CD54HC4052 CD74HC4052 CD54HCT4052 CD74HCT4052 CD54HC4053 CD74HC4053 CD54HCT4053 CD74HCT4053

English Data Sheet: SCHS122

CD54HC4051, CD74HC4051, CD54HCT4051, CD74HCT4051, CD54HC4052, CD74HC4052, CD54HCT4052, CD74HCT4052, CD54HC4053, CD74HC4053, CD54HCT4053, CD74HCT4053

JAJSHG0N – NOVEMBER 1997 – REVISED APRIL 2024

TEXAS INSTRUMENTS

www.ti.com/ja-jp

図 4-3. CDx4HCx4053 J, N, D, NS, PW Packages 16-Pin CDIP, PDIP, SOIC, SO, TSSOP (Top View)

表 4-3. Pin Functions CDx4HCx4053B

PIN		TYPE[1]	DESCRIPTION
NAME	NO.		
B1IN/OUT	1	I/O	B channel Y in/out
B0 IN/OUT	2	I/O	B channel X in/out
C1 IN/OUT	3	I/O	C channel Y in/out
COM C OUT/IN	4	I/O	C common out/in
C0 IN/OUT	5	I/O	C channel X in/out
!E	6	I	Enable channels (Active Low)
V_{EE}	7	—	Negative power input
GND	8	—	Ground
S2	9	I	Channel select 2
S1	10	I	Channel select 1
S0	11	I	Channel select 0
A0 IN/OUT	12	I/O	A channel X in/out
A1 IN/OUT	13	I/O	A channel Y in/out
COM A OUT/IN	14	I/O	A common out/in
COM B OUT/IN	15	I/O	B common out/in
V_{CC}	16	—	Positive power input

(1)   I = input, O = output

www.ti.com/ja-jp

CD54HC4051, CD74HC4051, CD54HCT4051, CD74HCT4051, CD54HC4052, CD74HC4052,
CD54HCT4052, CD74HCT4052, CD54HC4053, CD74HC4053, CD54HCT4053, CD74HCT4053

JAJSHG0N – NOVEMBER 1997 – REVISED APRIL 2024

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)[1]

			MIN	MAX	UNIT
$V_{CC} - V_{EE}$	DC Supply voltage		-0.5	10.5	V
V_{CC}			−0.5	7	V
V_{EE}			0.5	-7	V
I_{IK}	DC input diode current	$V_I < -0.5V$ or $V_I > V_{CC} + 0.5V$	−20	20	mA
I_{OK}	DC switch diode current	$V_I < V_{EE} - 0.5V$ or $V_I > V_{CC} + 0.5V$	−20	20	mA
	DC switch current[2]	$V_I < V_{EE} - 0.5V$ or $V_I > V_{CC} + 0.5V$	-25	25	mA
I_{CC}	DC V_{CC} or ground current		−50	50	mA
I_{EE}	DC V_{EE} current		−20		mA
V_{SEL} or V_{EN}	Logic control input pin voltage ($\overline{EN}$, Ax, SELx)		−0.5	30	V
T_{JMAX}	Maximum junction temperature			150	°C
T_{LMAX}	Maximum lead temperature	Soldering 10 s		300	°C
T_{stg}	Storage temperature		−65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to ground, unless otherwise specified.

5.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins[1]	±500	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins[2]	±200	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Product Folder Links: *CD54HC4051 CD74HC4051 CD54HCT4051 CD74HCT4051 CD54HC4052 CD74HC4052 CD54HCT4052 CD74HCT4052 CD54HC4053 CD74HC4053 CD54HCT4053 CD74HCT4053*

English Data Sheet: SCHS122

CD54HC4051, CD74HC4051, CD54HCT4051, CD74HCT4051, CD54HC4052, CD74HC4052, CD54HCT4052, CD74HCT4052, CD54HC4053, CD74HC4053, CD54HCT4053, CD74HCT4053

JAJSHG0N – NOVEMBER 1997 – REVISED APRIL 2024

www.ti.com/ja-jp

5.3 Thermal Information

THERMAL METRIC[1]		CD74HC4051			UNIT
		N (PDIP)	NS (SO)	PW (TSSOP)	
		16 PINS	16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	77.3	99.3	116.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	56.2	59.6	51.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	52.6	65.7	73.9	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	33.7	21.5	4.7	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	52.1	65.1	73.2	°C/W

(1)   For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)[1]

			MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage range (T_A = full package temperature range)[2]	CD54 and 74HC types	2		6	V
		CD54 and 74HCT types	4.5		5.5	
$V_{CC} - V_{EE}$	Supply voltage range (T_A = full package temperature range)	CD54 and 74HC types, CD54 and 74HCT types	2		10	V
V_{EE}	Supply voltage range (T_A = full package temperature range)[3]	CD54 and 74HC types, CD54 and 74HCT types	0		–6	V
V_I	DC input control voltage		0		V_{CC}	V
V_{IS}	Analog switch I/O voltage		V_{EE}		V_{CC}	V
T_A	Ambient temperature		–55		125	°C
t_r , t_f	Input rise and fall times	2V	0		1000	ns
		4.5V	0		500	
		6V	0		400	

(1)   For maximum reliability, nominal operating conditions must be selected so that operation is always within the ranges specified in the *Recommended Operating Conditions* table.

(2)   All voltages referenced to GND unless otherwise specified.

(3)   In certain applications, the external load resistor current may include both V_{CC} and signal line components. To avoid drawing V_{CC} current when switch current flows into the transmission gate inputs, the voltage drop across the bidirectional switch must not exceed 0.6V (calculated from r_{ON} values shown in *Electrical Characteristics HC* and *Electrical Characteristics HCT* tables). No V_{CC} current will flow through R_L if the switch current flows into terminal 3 on the HC and HCT40511; terminals 3 and 13 on the HC and HCT4052; terminals 4, 14, and 15 on the HC and HCT4053.

Product Folder Links: *CD54HC4051 CD74HC4051 CD54HCT4051 CD74HCT4051 CD54HC4052 CD74HC4052 CD54HCT4052 CD74HCT4052 CD54HC4053 CD74HC4053 CD54HCT4053 CD74HCT4053*

English Data Sheet: SCHS122

TEXAS INSTRUMENTS

www.ti.com/ja-jp

CD54HC4051, CD74HC4051, CD54HCT4051, CD74HCT4051, CD54HC4052, CD74HC4052, CD54HCT4052, CD74HCT4052, CD54HC4053, CD74HC4053, CD54HCT4053, CD74HCT4053

JAJSHG0N – NOVEMBER 1997 – REVISED APRIL 2024

5.5 Electrical Characteristics: HC Devices

Over operating free-air temperature range, V_{SUPPLY} = ±5V, and R_L = 100Ω, (unless otherwise noted)

PARAMETER	TEST CONDITIONS						MIN	TYP	MAX	UNIT
CD74HC405x										
		V_{IS} (V)	V_I (V)	V_{EE} (V)	V_{CC} (V)	T_A				
Input High Voltage, V_{IH}, Min					2	25°C	1.5			V
						−40°C to +85°C	1.5			
						−55°C to +125°C	1.5			
					4.5	25°C	3.15			
						−40°C to +85°C	3.15			
						−55°C to +125°C	3.15			
					6	25°C	4.2			
						−40°C to +85°C	4.2			
						−55°C to +125°C	4.2			
Input Low Voltage, V_{IL}, Max					2	25°C			0.5	V
						−40°C to +85°C			0.5	
						−55°C to +125°C			0.5	
					4.5	25°C			1.35	
						−40°C to +85°C			1.35	
						−55°C to +125°C			1.35	
					6	25°C			1.8	
						−40°C to +85°C			1.8	
						−55°C to +125°C			1.8	

資料に関するフィードバック(ご意見やお問い合わせ)を送信   9

Product Folder Links: *CD54HC4051 CD74HC4051 CD54HCT4051 CD74HCT4051 CD54HC4052 CD74HC4052 CD54HCT4052 CD74HCT4052 CD54HC4053 CD74HC4053 CD54HCT4053 CD74HCT4053*

English Data Sheet: SCHS122

CD54HC4051, CD74HC4051, CD54HCT4051, CD74HCT4051, CD54HC4052, CD74HC4052, CD54HCT4052, CD74HCT4052, CD54HC4053, CD74HC4053, CD54HCT4053, CD74HCT4053

JAJSHG0N – NOVEMBER 1997 – REVISED APRIL 2024

www.ti.com/ja-jp

5.5 Electrical Characteristics: HC Devices (続き)

Over operating free-air temperature range, V_{SUPPLY} = ±5V, and R_L = 100Ω, (unless otherwise noted)

PARAMETER	TEST CONDITIONS					MIN	TYP	MAX	UNIT
r_{ON} ON resistance	I_O = 1mA	V_{CC} or V_{EE}	V_{IL} or V_{IH}	0	4.5	25°C		70	160	Ω
						−40°C to +85°C			200	
						−55°C to +125°C			240	
				0	6	25°C		60	140	
						−40°C to +85°C			175	
						−55°C to +125°C			210	
				-4.5	4.5	25°C		40	120	
						−40°C to +85°C			150	
						−55°C to +125°C			180	
		V_{CC} to V_{EE}		0	4.5	25°C		90	180	Ω
						−40°C to +85°C			225	
						−55°C to +125°C			270	
				0	6	25°C		80	160	
						−40°C to +85°C			200	
						−55°C to +125°C			240	
				-4.5	4.5	25°C		45	130	
						−40°C to +85°C			162	
						−55°C to +125°C			195	
Δr_{ON} Maximum ON resistance between any two channels				0	4.5	25°C			10	Ω
				0	6	25°C			8.5	
				-4.5	4.5	25°C			5	

TEXAS INSTRUMENTS

www.ti.com/ja-jp

CD54HC4051, CD74HC4051, CD54HCT4051, CD74HCT4051, CD54HC4052, CD74HC4052, CD54HCT4052, CD74HCT4052, CD54HC4053, CD74HC4053, CD54HCT4053, CD74HCT4053

JAJSHG0N – NOVEMBER 1997 – REVISED APRIL 2024

5.5 Electrical Characteristics: HC Devices (続き)

Over operating free-air temperature range, V_{SUPPLY} = ±5V, and R_L = 100Ω, (unless otherwise noted)

PARAMETER	TEST CONDITIONS						MIN	TYP	MAX	UNIT
I_{IZ} Switch ON/OFF leakage current	1 and 2 channels	For switch OFF: When V_{IS} = V_{CC}, V_{OS} = V_{EE}; When V_{IS} = V_{EE}, V_{OS} = V_{CC}, For switch ON: All applicable combinations of V_{IS} and V_{OS} voltage levels	V_{IL} or V_{IH}	0	6	25°C			±0.1	µA
						−55°C to 85°C			±1	
						−55°C to 125°C			±1	
	4053			-5	5	25°C			±0.1	
						−55°C to 85°C			±1	
						−55°C to 125°C			±1	
	4 channels			0	6	25°C			±0.1	
						−55°C to 85°C			±1	
						−55°C to 125°C			±1	
	4052			-5	5	25°C			±0.2	
						−55°C to 85°C			±2	
						−55°C to 125°C			±2	
	8 channels			0	6	25°C			±0.2	
						−55°C to 85°C			±2	
						−55°C to 125°C			±2	
	4051			-5	5	25°C			±0.4	
						−55°C to 85°C			±4	
						−55°C to 125°C			±4	
I_{IL} Control input leakage current			V_{CC} or GND	0	6	25°C			±0.1	µA
						−55°C to 85°C			±1	
						−55°C to 125°C			±1	
Quiescent Device Current, I_{CC} Max	I_O = 0	When V_{IS} = V_{EE}, V_{OS} = V_{CC}	V_{CC} or GND	0	6	25°C			12	µA
						−55°C to 85°C			80	
						−55°C to 125°C			160	
		When V_{IS} = V_{CC}, V_{OS} = V_{EE}		-5	5	25°C			32	
						−55°C to 85°C			160	
						−55°C to 125°C			320	

Product Folder Links: *CD54HC4051 CD74HC4051 CD54HCT4051 CD74HCT4051 CD54HC4052 CD74HC4052 CD54HCT4052 CD74HCT4052 CD54HC4053 CD74HC4053 CD54HCT4053 CD74HCT4053*

English Data Sheet: SCHS122

CD54HC4051, CD74HC4051, CD54HCT4051, CD74HCT4051, CD54HC4052, CD74HC4052, CD54HCT4052, CD74HCT4052, CD54HC4053, CD74HC4053, CD54HCT4053, CD74HCT4053

JAJSHG0N – NOVEMBER 1997 – REVISED APRIL 2024

TEXAS INSTRUMENTS

www.ti.com/ja-jp

5.6 Electrical Characteristics: HCT Devices

Over operating free-air temperature range, V_{SUPPLY} = ±5V, and R_L = 100Ω, (unless otherwise noted)[1]

PARAMETER	TEST CONDITIONS						MIN	TYP	MAX	UNIT
CD74HCT405x										
		V_{IS} (V)	V_I (V)	V_{EE} (V)	V_{CC} (V)	T_A				
Input High Voltage, V_{IH}, Min					4.5 to 5.5	25°C	2			V
						–40°C to +85°C	2			
						–55°C to +125°C	2			
Input Low Voltage, V_{IL}, Max					4.5 to 5.5	25°C			0.8	V
						–40°C to +85°C			0.8	
						–55°C to +125°C			0.8	
r_{ON} ON resistance	I_O = 1mA	V_{CC} or V_{EE}	V_{IL} or V_{IH}	0	4.5	25°C		70	160	Ω
						–40°C to +85°C			200	
						–55°C to +125°C			240	
				-4.5	4.5	25°C		40	120	Ω
						–40°C to +85°C			150	
						–55°C to +125°C			180	
		V_{CC} to V_{EE}		0	4.5	25°C		90	180	
						–40°C to +85°C			225	
						–55°C to +125°C			270	
				-4.5	4.5	25°C		45	130	Ω
						–40°C to +85°C			162	
						–55°C to +125°C			195	
Δr_{ON} Maximum ON resistance between any two channels				0	4.5	25°C			10	Ω
				-4.5	4.5	25°C			5	

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Product Folder Links: *CD54HC4051 CD74HC4051 CD54HCT4051 CD74HCT4051 CD54HC4052 CD74HC4052 CD54HCT4052 CD74HCT4052 CD54HC4053 CD74HC4053 CD54HCT4053 CD74HCT4053*

English Data Sheet: SCHS122

![Texas Instruments]

www.ti.com/ja-jp

CD54HC4051, CD74HC4051, CD54HCT4051, CD74HCT4051, CD54HC4052, CD74HC4052, CD54HCT4052, CD74HCT4052, CD54HC4053, CD74HC4053, CD54HCT4053, CD74HCT4053

JAJSHG0N – NOVEMBER 1997 – REVISED APRIL 2024

5.6 Electrical Characteristics: HCT Devices (続き)

Over operating free-air temperature range, V_{SUPPLY} = ±5V, and R_L = 100Ω, (unless otherwise noted)[1]

PARAMETER	TEST CONDITIONS						MIN	TYP	MAX	UNIT
I_{IZ} Switch ON/OFF leakage current	1 and 2 channels	For switch OFF: When V_{IS} = V_{CC}, V_{OS} = V_{EE}; When V_{IS} = V_{EE}, V_{OS} = V_{CC}, For switch ON: All applicable combinations of V_{IS} and V_{OS} voltage levels	V_{IL} or V_{IH}	0	6	25°C			±0.1	µA
						−55°C to 85°C			±1	
						−55°C to 125°C			±1	
	4053			-5	5	25°C			±0.1	
						−55°C to 85°C			±1	
						−55°C to 125°C			±1	
	4 channels			0	6	25°C			±0.1	
						−55°C to 85°C			±1	
						−55°C to 125°C			±1	
	4052			-5	5	25°C			±0.2	
						−55°C to 85°C			±2	
						−55°C to 125°C			±2	
	8 channels			0	6	25°C			±0.2	
						−55°C to 85°C			±2	
						−55°C to 125°C			±2	
	4051			-5	5	25°C			±0.4	
						−55°C to 85°C			±4	
						−55°C to 125°C			±4	
I_{IL} Control input leakage current			See[1]	0	5.5	25°C			±0.1	µA
						−55°C to 85°C			±1	
						−55°C to 125°C			±1	
Quiescent Device Current, I_{CC} Max	I_O = 0	When V_{IS} = V_{EE}, V_{OS} = V_{CC}	V_{CC} or GND	0	5.5	25°C			12	µA
						−55°C to 85°C			80	
						−55°C to 125°C			160	
		When V_{IS} = V_{CC}, V_{OS} = V_{EE}		-4.5	5.5	25°C			32	
						−55°C to 85°C			160	
						−55°C to 125°C			320	
ΔI_{CC} Additional quiescent device current per input pin: 1 unit load[2]		ΔICC	V_{CC} - 2.1		4.5 to 5.5	25°C		100	360	µA
						−55°C to 85°C			450	
						−55°C to 125°C			490	

(1) Any voltage between V_{CC} and GND.
(2) For dual-supply systems, theoretical worse-case (V_I = 2.4V, V_{CC} = 5.5V) specification is 1.8mA.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Product Folder Links: *CD54HC4051 CD74HC4051 CD54HCT4051 CD74HCT4051 CD54HC4052 CD74HC4052 CD54HCT4052 CD74HCT4052 CD54HC4053 CD74HC4053 CD54HCT4053 CD74HCT4053*

English Data Sheet: SCHS122

CD54HC4051, CD74HC4051, CD54HCT4051, CD74HCT4051, CD54HC4052, CD74HC4052, CD54HCT4052, CD74HCT4052, CD54HC4053, CD74HC4053, CD54HCT4053, CD74HCT4053

JAJSHG0N – NOVEMBER 1997 – REVISED APRIL 2024

www.ti.com/ja-jp

5.7 Switching Characteristics, VCC = 5V

V_{CC} = 5V, T_A = 25°C, input t_r, t_f = 6 ns

Parameter		Test Conditions		C_L (pF)	MIN	NOM	MAX	UNIT
t_{PHL}, t_{PLH}	Supply voltage range (T_A = full package temperature range)	Switch IN to OUT	CDx4HC4051	15		4		ns
			CDx4HCT4051			4		
			CDx4HC4052			4		
			CDx4HCT4052			4		
			CDx4HC4053			4		
			CDx4HCT4053			4		
t_{PHZ}, t_{PLZ}		Switch turn-off (S or E)	CDx4HC4051	15		27		
			CDx4HCT4051			35		
			CDx4HC4052			33		
			CDx4HCT4052			33		
			CDx4HC4053			30		
			CDx4HCT4053			35		
t_{PZH}, t_{PZL}		Switch turn-on (S or E)	CDx4HC4051	15		19		
			CDx4HCT4051			23		
			CDx4HC4052			27		
			CDx4HCT4052			29		
			CDx4HC4053			18		
			CDx4HCT4053			28		
C_{PD} Power dissipation capacitance[1]			CDx4HC4051			50		pF
			CDx4HCT4051			52		
			CDx4HC4052			74		
			CDx4HCT4052			76		
			CDx4HC4053			38		
			CDx4HCT4053			42		

(1) C_{PD} is used to determine the dynamic power consumption, per package. $P_D = C_{PD} v_{CC}^2 f_i + \Sigma (C_L + C_S) V_{CC}^2 f_O$, f_O= output frequency, f_I = input frequency, C_L = output load capacitance, C_S = switch capacitance, V_{CC} = supply voltage

English Data Sheet: SCHS122

CD54HC4051, CD74HC4051, CD54HCT4051, CD74HCT4051, CD54HC4052, CD74HC4052, CD54HCT4052, CD74HCT4052, CD54HC4053, CD74HC4053, CD54HCT4053, CD74HCT4053

www.ti.com/ja-jp

JAJSHG0N – NOVEMBER 1997 – REVISED APRIL 2024

5.8 Switching Characteristics, CL = 50pF

C_L = 50pF, input t_r, t_f = 6 ns

Parameter		V_{EE} (V)	V_{CC} (V)	Test Conditions		MIN	NOM	MAX	UNIT
t_{PHL}, t_{PLH} Propagation delay, switch in to out		0	2	T_A = 25°C	HC			60	ns
				T_A = –40°C to +85°C	HC			75	
				T_A = –55°C to +125°C	HC			90	
		0	4.5	T_A = 25°C	HC, HCT			12	
				T_A = –40°C to +85°C	HC, HCT			15	
				T_A = –55°C to +125°C	HC, HCT			18	
		0	6	T_A = 25°C	HC			10	
				T_A = –40°C to +85°C	HC			13	
				T_A = –55°C to +125°C	HC			15	
		-4.5	4.5	T_A = 25°C	HC, HCT			8	
				T_A = –40°C to +85°C	HC, HCT			10	
				T_A = –55°C to +125°C	HC, HCT			12	
t_{PHZ}, t_{PLZ} Maximum switch turn OFF delay from S or E to switch output	4051	0	2	T_A = 25°C	HC			250	ns
				T_A = –40°C to +85°C	HC			340	
				T_A = –55°C to +125°C	HC			400	
		0	4.5	T_A = 25°C	HC, HCT			50	
				T_A = –40°C to +85°C	HC, HCT			56	
				T_A = –55°C to +125°C	HC, HCT			68	
		0	6	T_A = 25°C	HC			44	
				T_A = –40°C to +85°C	HC			50	
				T_A = –55°C to +125°C	HC			57	
		-4.5	4.5	T_A = 25°C	HC, HCT			44	
				T_A = –40°C to +85°C	HC, HCT			50	
				T_A = –55°C to +125°C	HC, HCT			55	

資料に関するフィードバック(ご意見やお問い合わせ) を送信

English Data Sheet: SCHS122

CD54HC4051, CD74HC4051, CD54HCT4051, CD74HCT4051, CD54HC4052, CD74HC4052,
CD54HCT4052, CD74HCT4052, CD54HC4053, CD74HC4053, CD54HCT4053, CD74HCT4053
JAJSHG0N – NOVEMBER 1997 – REVISED APRIL 2024

www.ti.com/ja-jp

5.8 Switching Characteristics, CL = 50pF (続き)

C_L = 50pF, input t_r, t_f = 6 ns

Parameter		V_{EE} (V)	V_{CC} (V)	Test Conditions		MIN	NOM	MAX	UNIT
t_{PHZ}, t_{PLZ} Maximum switch turn OFF delay from S or E to switch output	4052	0	2	T_A = 25°C	HC			250	ns
				T_A = –40°C to +85°C	HC			340	
				T_A = –55°C to +125°C	HC			400	
		0	4.5	T_A = 25°C	HC, HCT			50	
				T_A = –40°C to +85°C	HC, HCT			63	
				T_A = –55°C to +125°C	HC, HCT			75	
		0	6	T_A = 25°C	HC			45	
				T_A = –40°C to +85°C	HC			54	
				T_A = –55°C to +125°C	HC			65	
		-4.5	4.5	T_A = 25°C	HC			45	
					HCT			45	
				T_A = –40°C to +85°C	HC			48	
					HCT			50	
				T_A = –55°C to +125°C	HC			57	
					HCT			57	
t_{PHZ}, t_{PLZ} Maximum switch turn OFF delay from S or E to switch output	4053	0	2	T_A = 25°C	HC			250	ns
				T_A = –40°C to +85°C	HC			340	
				T_A = –55°C to +125°C	HC			400	
		0	4.5	T_A = 25°C	HC			45	
					HCT			50	
				T_A = –40°C to +85°C	HC			53	
					HCT			53	
				T_A = –55°C to +125°C	HC			63	
					HCT			66	
		0	6	T_A = 25°C	HC			45	
				T_A = –40°C to +85°C	HC			50	
				T_A = –55°C to +125°C	HC			55	
		-4.5	4.5	T_A = 25°C	HC			45	
					HCT			45	
				T_A = –40°C to +85°C	HC			50	
					HCT			50	
				T_A = –55°C to +125°C	HC			55	
					HCT			55	

www.ti.com/ja-jp

CD54HC4051, CD74HC4051, CD54HCT4051, CD74HCT4051, CD54HC4052, CD74HC4052,
CD54HCT4052, CD74HCT4052, CD54HC4053, CD74HC4053, CD54HCT4053, CD74HCT4053

JAJSHG0N – NOVEMBER 1997 – REVISED APRIL 2024

5.8 Switching Characteristics, CL = 50pF (続き)

C_L = 50pF, input t_r, t_f = 6 ns

Parameter		V_{EE} (V)	V_{CC} (V)	Test Conditions		MIN	NOM	MAX	UNIT
t_{PZL}, t_{PZH} Maximum switch turn ON delay from S or E to switch output	4051	0	2	T_A = 25°C	HC			325	ns
				T_A = –40°C to +85°C	HC			405	
				T_A = –55°C to +125°C	HC			490	
		0	4.5	T_A = 25°C	HC			45	
					HCT			55	
				T_A = –40°C to +85°C	HC			56	
					HCT			69	
				T_A = –55°C to +125°C	HC			68	
					HCT			83	
		0	6	T_A = 25°C	HC			38	
				T_A = –40°C to +85°C	HC			48	
				T_A = –55°C to +125°C	HC			57	
		-4.5	4.5	T_A = 25°C	HC			36	
					HCT			48	
				T_A = –40°C to +85°C	HC			40	
					HCT			55	
				T_A = –55°C to +125°C	HC			48	
					HCT			60	
t_{PZL}, t_{PZH} Maximum switch turn ON delay from S or E to switch output	4052	0	2	T_A = 25°C	HC			325	ns
				T_A = –40°C to +85°C	HC			405	
				T_A = –55°C to +125°C	HC			490	
		0	4.5	T_A = 25°C	HC			65	
					HCT			70	
				T_A = –40°C to +85°C	HC			81	
					HCT			68	
				T_A = –55°C to +125°C	HC			98	
					HCT			105	
		0	6	T_A = 25°C	HC			55	
				T_A = –40°C to +85°C	HC			69	
				T_A = –55°C to +125°C	HC			83	
		-4.5	4.5	T_A = 25°C	HC			46	
					HCT			48	
				T_A = –40°C to +85°C	HC			58	
					HCT			60	
				T_A = –55°C to +125°C	HC			69	
					HCT			72	

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Product Folder Links: *CD54HC4051 CD74HC4051 CD54HCT4051 CD74HCT4051 CD54HC4052 CD74HC4052 CD54HCT4052 CD74HCT4052 CD54HC4053 CD74HC4053 CD54HCT4053 CD74HCT4053*

English Data Sheet: SCHS122

CD54HC4051, CD74HC4051, CD54HCT4051, CD74HCT4051, CD54HC4052, CD74HC4052, CD54HCT4052, CD74HCT4052, CD54HC4053, CD74HC4053, CD54HCT4053, CD74HCT4053

JAJSHG0N – NOVEMBER 1997 – REVISED APRIL 2024

TEXAS INSTRUMENTS

www.ti.com/ja-jp

5.8 Switching Characteristics, CL = 50pF (続き)

C_L = 50pF, input t_r, t_f = 6 ns

Parameter		V_{EE} (V)	V_{CC} (V)	Test Conditions		MIN	NOM	MAX	UNIT
t_{PZL}, t_{PZH} Maximum switch turn ON delay from S or E to switch output	4053	0	2	T_A = 25°C	HC			325	ns
				T_A = –40°C to +85°C	HC			405	
				T_A = –55°C to +125°C	HC			490	
		0	4.5	T_A = 25°C	HC			44	
					HCT			48	
				T_A = –40°C to +85°C	HC			55	
					HCT			60	
				T_A = –55°C to +125°C	HC			66	
					HCT			72	
		0	6	T_A = 25°C	HC			37	
				T_A = –40°C to +85°C	HC			47	
				T_A = –55°C to +125°C	HC			56	
		-4.5	4.5	T_A = 25°C	HC			40	
					HCT			48	
				T_A = –40°C to +85°C	HC			45	
					HCT			55	
				T_A = –55°C to +125°C	HC			47	
					HCT			60	
C_I Input (control) capacitance				T_A = 25°C	HC, HCT			10	pF
				T_A = –40°C to +85°C	HC, HCT			10	
				T_A = –55°C to +125°C	HC, HCT			10	

5.9 Analog Channel Specifications

Typical values at T_A = 25°C

Parameter	Test Conditions	HC, HCT TYPES	V_{EE} (V)	V_{CC} (V)	MIN	NOM	MAX	UNIT
C_I Switch input capacitance		All					5	pF
C_{COM} Common output capacitance		4051					25	pF
		4052					12	
		4053					8	
f_{MAX} Minimum switch frequency response at –3 dB	See note[1] and [2]	4051	-2.25	2.25			145	MHz
		4052	-2.25	2.25			165	
		4053	-2.25	2.25			200	
		4051	-4.5	4.5			180	
		4052	-4.5	4.5			185	
		4053	-4.5	4.5			200	

English Data Sheet: SCHS122

TEXAS INSTRUMENTS
www.ti.com/ja-jp

CD54HC4051, CD74HC4051, CD54HCT4051, CD74HCT4051, CD54HC4052, CD74HC4052, CD54HCT4052, CD74HCT4052, CD54HC4053, CD74HC4053, CD54HCT4053, CD74HCT4053

JAJSHG0N – NOVEMBER 1997 – REVISED APRIL 2024

5.9 Analog Channel Specifications (続き)

Typical values at T_A = 25°C

Parameter	Test Conditions	HC, HCT TYPES	V_{EE} (V)	V_{CC} (V)	MIN NOM MAX	UNIT
THD Sine-wave distortion		All	-2.25	2.25	0.035	%
		All	-4.5	4.5	0.018	
Switch OFF signal feedthrough	See note[2] and [3]	4051	-2.25	2.25	-73	dB
		4052	-2.25	2.25	-65	
		4053	-2.25	2.25	-64	
		4051	-4.5	4.5	-75	
		4052	-4.5	4.5	-67	
		4053	-4.5	4.5	-66	

(1)   Adjust input voltage to obtain 0 dBm at V_{OS} for f_{IN} = 1 MHz.
(2) V_{is} is centered at (V_{CC} - V_{EE}) / 2.
(3)   Adjust input for 0 dBm.

Product Folder Links: *CD54HC4051 CD74HC4051 CD54HCT4051 CD74HCT4051 CD54HC4052 CD74HC4052 CD54HCT4052 CD74HCT4052 CD54HC4053 CD74HC4053 CD54HCT4053 CD74HCT4053*

English Data Sheet: SCHS122

CD54HC4051, CD74HC4051, CD54HCT4051, CD74HCT4051, CD54HC4052, CD74HC4052, CD54HCT4052, CD74HCT4052, CD54HC4053, CD74HC4053, CD54HCT4053, CD74HCT4053

JAJSHG0N – NOVEMBER 1997 – REVISED APRIL 2024

www.ti.com/ja-jp

5.10 Typical Characteristics

図 5-1. Recommended Operating Area as a Function of (V$_{CC}$ - V$_{EE}$)

図 5-2. Recommended Operating Area as a Function of (V$_{CC}$ - GND)

図 5-3. Channel ON Bandwidth (HC and HCT4051)

図 5-4. Channel OFF Feedthrough (HC and HCT4051)

図 5-5. Channel ON Bandwidth (HC and HCT4052)

図 5-6. Channel OFF Feedthrough (HC and HCT4052)

CD54HC4051, CD74HC4051, CD54HCT4051, CD74HCT4051, CD54HC4052, CD74HC4052,
CD54HCT4052, CD74HCT4052, CD54HC4053, CD74HC4053, CD54HCT4053, CD74HCT4053
JAJSHG0N – NOVEMBER 1997 – REVISED APRIL 2024

www.ti.com/ja-jp

5.10 Typical Characteristics (continued)

図 5-7. Channel ON Bandwidth (HC and HCT4053)

図 5-8. Channel OFF Feedthrough (HC and HCT4053)

6 Parameter Measurement Information

(FIGURE A)

(FIGURE B) HC TYPES

(FIGURE C) HCT TYPES

図 6-1. Switch Propagation Delay, Turn-On, Turn-Off Times

English Data Sheet: SCHS122

CD54HC4051, CD74HC4051, CD54HCT4051, CD74HCT4051, CD54HC4052, CD74HC4052,
CD54HCT4052, CD74HCT4052, CD54HC4053, CD74HC4053, CD54HCT4053, CD74HCT4053
JAJSHG0N – NOVEMBER 1997 – REVISED APRIL 2024

TEXAS INSTRUMENTS

www.ti.com/ja-jp

図 6-2. Frequency Response Test Circuit

f_{IS} = 1MHz SINEWAVE
R = 50Ω
C = 10pF

図 6-3. Crosstalk Between Two Switches Test Circuit

$V_I = V_{IH}$

f_{IS} = 1kHz TO 10kHz

図 6-4. ¼Sine-Wave Distortion Test Circuit

t_r, t_f ≤ 6ns
f_{CONT} = 1MHz
50% DUTY CYCLE

図 6-5. Control to Switch Feedthrough Noise Test Circuit

f_{IS} ≥ 1MHz SINEWAVE
R = 50Ω
C = 10pF

$V_C = V_{IL}$

図 6-6. Switch OFF Signal Feedthrough

V_{EE} FOR t_{PLZ} AND t_{PZL}
V_{CC} FOR t_{PHZ} AND t_{PZH}

R_L = 1kΩ

V_{CC} FOR t_{PLZ} AND t_{PZL}
V_{EE} FOR t_{PHZ} AND t_{PZH}

C_L 50pF

図 6-7. Switch ON/OFF Propagation Delay Test Circuit

CD54HC4051, CD74HC4051, CD54HCT4051, CD74HCT4051, CD54HC4052, CD74HC4052, CD54HCT4052, CD74HCT4052, CD54HC4053, CD74HC4053, CD54HCT4053, CD74HCT4053

www.ti.com/ja-jp

JAJSHG0N – NOVEMBER 1997 – REVISED APRIL 2024

図 6-8. Switch In to Switch Out Propagation Delay Test Circuit

CD54HC4051, CD74HC4051, CD54HCT4051, CD74HCT4051, CD54HC4052, CD74HC4052,
CD54HCT4052, CD74HCT4052, CD54HC4053, CD74HC4053, CD54HCT4053, CD74HCT4053
JAJSHG0N – NOVEMBER 1997 – REVISED APRIL 2024

www.ti.com/ja-jp

7 Detailed Description

7.1 Overview

The CDx4HCx4051 devices are a single 8-channel multiplexer having three binary control inputs, S_0, S_1, and S_2 and an $\overline{\text{ENABLE}}$ input. The three binary signals select 1 of 8 channels to be turned on, and connect one of the 8 inputs to the output.

The CDx4HCx4052 devices are a differential 4-channel multiplexer having two binary control inputs, S_0 and S_1, and an $\overline{\text{ENABLE}}$ input. The two binary input signals select 1 of 4 pairs of channels to be turned on and connect the analog inputs to the outputs.

The CDx4HCx4053 devices are a triple 2-channel multiplexer having three separate digital control inputs, S_0, S_1, and S_2 and an $\overline{\text{ENABLE}}$ input. Each control input selects one of a pair of channels that are connected in a single-pole, double-throw configuration.

When these devices are used as demultiplexers, the CHANNEL IN/OUT terminals are the outputs and the COMMON OUT/IN terminals are the inputs.

7.2 Functional Block Diagrams

All inputs are protected by standard CMOS protection network.

図 7-1. CDx4HCx4051 Functional Block Diagram

www.ti.com/ja-jp

CD54HC4051, CD74HC4051, CD54HCT4051, CD74HCT4051, CD54HC4052, CD74HC4052, CD54HCT4052, CD74HCT4052, CD54HC4053, CD74HC4053, CD54HCT4053, CD74HCT4053

JAJSHG0N – NOVEMBER 1997 – REVISED APRIL 2024

All inputs are protected by standard CMOS protection network.

図 7-2. CDx4HCx4052 Functional Block Diagram

All inputs are protected by standard CMOS protection network.

図 7-3. CDx4HCx4053 Functional Block Diagram

Product Folder Links: *CD54HC4051 CD74HC4051 CD54HCT4051 CD74HCT4051 CD54HC4052 CD74HC4052 CD54HCT4052 CD74HCT4052 CD54HC4053 CD74HC4053 CD54HCT4053 CD74HCT4053*

English Data Sheet: *SCHS122*

CD54HC4051, CD74HC4051, CD54HCT4051, CD74HCT4051, CD54HC4052, CD74HC4052, CD54HCT4052, CD74HCT4052, CD54HC4053, CD74HC4053, CD54HCT4053, CD74HCT4053

JAJSHG0N – NOVEMBER 1997 – REVISED APRIL 2024

www.ti.com/ja-jp

7.3 Feature Description

The CDx4HCx405x line of multiplexers and demultiplexers can accept a wide range of analog signal levels from –5 to +5V. They have low ON resistance, typically 70Ω for $V_{CC} - V_{EE} = 4.5V$ and 40Ω for $V_C - V_{EE} = 4.5V$, which allows for very little signal loss through the switch.

Binary address decoding on chip makes channel selection easy. When channels are changed, a break-before-make system eliminates channel overlap.

7.4 Device Functional Modes

表 7-1. CD54HC4051, CD74HC4051, CD54HCT4051, CD74HCT4051 Function Table[1]

INPUT STATES				ON CHANNEL
ENABLE	S_2	S_1	S_0	
L	L	L	L	A0
L	L	L	H	A1
L	L	H	L	A2
L	L	H	H	A3
L	H	L	L	A4
L	H	L	H	A5
L	H	H	L	A6
L	H	H	H	A7
H	X	X	X	None

(1)   X = Don't care

表 7-2. CD54HC4052, CD74HC4052, CD54HCT4052, CD74HCT4052 Function Table[1]

INPUT STATES			ON CHANNELS
ENABLE	S_1	S_0	
L	L	L	A0, B0
L	L	H	A1, B1
L	H	L	A2, B2
L	H	H	A3, B3
H	X	X	None

(1)   X = Don't care

表 7-3. CD54HC4053, CD74HC4053, CD54HCT4053, CD74HCT4053 Function Table[1]

INPUT STATES				ON CHANNELS
ENABLE	S_2	S_1	S_0	
L	L	L	L	C0, B0, A0
L	L	L	H	C0, B0, A1
L	L	H	L	C0, B1, A0
L	L	H	H	C0, B1, A1
L	H	L	L	C1, B0, A0
L	H	L	H	C1, B0, A1
L	H	H	L	C1, B1, A0
L	H	H	H	C1, B1, A1
H	X	X	X	None

(1)   X = Don't care

TEXAS INSTRUMENTS
www.ti.com/ja-jp

CD54HC4051, CD74HC4051, CD54HCT4051, CD74HCT4051, CD54HC4052, CD74HC4052,
CD54HCT4052, CD74HCT4052, CD54HC4053, CD74HC4053, CD54HCT4053, CD74HCT4053
JAJSHG0N – NOVEMBER 1997 – REVISED APRIL 2024

8 Application and Implementation

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を
保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことに
なります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 Application Information

The CDx4HCx405x line of multiplexers and demultiplexers can be used for a wide variety of applications.

8.2 Typical Application

One application of the CD74HC4051 device is used in conjunction with a microcontroller to poll a keypad. 図 8-1
shows the basic schematic for such a polling system. The microcontroller uses the channel-select pins to cycle
through the different channels while reading the input to see if a user is pressing any of the keys. This is a very
robust setup that allows for simultaneous key presses with very little power consumption. It also uses very few
pins on the microcontroller. The down side of polling is that the microcontroller must frequently scan the keys for
a press.

図 8-1. CD74HC4051 Being Used to Help Read Button Presses on a Keypad

8.2.1 Design Requirements

These devices use CMOS technology and have balanced output drive. Take care to avoid bus contention
because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into
light loads, so routing and load conditions must be considered to prevent ringing.

English Data Sheet: SCHS122

CD54HC4051, CD74HC4051, CD54HCT4051, CD74HCT4051, CD54HC4052, CD74HC4052,
CD54HCT4052, CD74HCT4052, CD54HC4053, CD74HC4053, CD54HCT4053, CD74HCT4053

JAJSHG0N – NOVEMBER 1997 – REVISED APRIL 2024

www.ti.com/ja-jp

See 表 8-1 for the input loading details.

表 8-1. HCT Input Loading Table

TYPE	INPUT	UNIT LOADS[1]
4051, 4053	All	0.5
4052	All	0.4

(1)   Unit load is ΔI_{CC} limit specified in セクション 5, for example, 360mA MAX at 25°C.

8.2.2 Detailed Design Procedure

1. Recommended input conditions:
    *   For switch time specifications, see propagation delay times in セクション 5.5.
    *   Inputs must not be pushed more than 0.5V above V_{DD} or below V_{EE}.
    *   For input voltage level specifications for control inputs, see V_{IH} and V_{IL} in セクション 5.5.
2. Recommended output conditions:
    *   Outputs must not be pulled above V_{DD} or below V_{EE}.
3. Input and output current consideration:
    *   The CDx4HCx405x series of parts do not have internal current-drive circuitry, and thus cannot sink or source current. Any current will be passed through the device.

8.2.3 Application Curve

図 8-2. Typical ON Resistance vs Input Signal Voltage

8.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the セクション 5.5.

Each V_{CC} terminal must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1μF bypass capacitor is recommended. If there are multiple pins labeled V_{CC}, then a 0.01μF or 0.022μF capacitor is recommended for each V_{CC} because the V_{CC} pins will be tied together internally. For devices with dual-supply pins operating at different voltages, for example V_{CC} and V_{DD}, a 0.1μF bypass capacitor is recommended for each supply pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. A 0.1μF and a 1μF capacitor are commonly used in parallel. For best results, the bypass capacitor or capacitors must be installed as close as possible to the power terminal.

CD54HC4051, CD74HC4051, CD54HCT4051, CD74HCT4051, CD54HC4052, CD74HC4052, CD54HCT4052, CD74HCT4052, CD54HC4053, CD74HC4053, CD54HCT4053, CD74HCT4053

www.ti.com/ja-jp   JAJSHG0N – NOVEMBER 1997 – REVISED APRIL 2024

8.4 Layout

8.4.1 Layout Guidelines

Reflections and matching are closely related to loop antenna theory, but different enough to warrant their own discussion. When a PCB trace turns a corner at a 90° angle, a reflection can occur. This is primarily due to the change in width of the trace. At the apex of the turn, the trace width is increased to 1.414 times its width. This change in width upsets the transmission line characteristics, especially the distributed capacitance and self-inductance of the trace, thus resulting in the reflection. Not all PCB traces can be straight, so they will have to turn corners. 図 8-3 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.

8.4.2 Layout Example

図 **8-3. Trace Example**

CD54HC4051, CD74HC4051, CD54HCT4051, CD74HCT4051, CD54HC4052, CD74HC4052,
CD54HCT4052, CD74HCT4052, CD54HC4053, CD74HC4053, CD54HCT4053, CD74HCT4053
JAJSHG0N – NOVEMBER 1997 – REVISED APRIL 2024

Texas Instruments
www.ti.com/ja-jp

9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:
- Texas Instruments, *Implications of Slow or Floating CMOS Inputs*

9.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

9.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

9.4 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

9.5 静電気放電に関する注意事項

この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.6 用語集

テキサス・インスツルメンツ用語集　　この用語集には、用語や略語の一覧および定義が記載されています。

10 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision M (May 2019) to Revision N (April 2024)　　　　　　　　**Page**
- Changed thermal metrics.. 8
- Changed HC ICC at 25°C single/dual supply... 9
- Changed HCT ICC at 25°C single/dual supply.. 12
- Changed: tPHZ/tPLZ typicals Switch turn-off (S or E).. 14
- Changed tPHZ/tPLZ maximum switch turn OFF delay from S or E to switch output for 4051/4052/4053....... 15
- Changed tPZL/tPZH maximum switch turn ON delay from S or E to switch output for 4051/4053.................. 15

Changes from Revision L (February 2017) to Revision M (May 2019)　　　　　　　　**Page**
- 「特長」の 標準値 7Ω を標準値 70Ω に変更.. 1

Product Folder Links: *CD54HC4051 CD74HC4051 CD54HCT4051 CD74HCT4051 CD54HC4052 CD74HC4052 CD54HCT4052 CD74HCT4052 CD54HC4053 CD74HC4053 CD54HCT4053 CD74HCT4053*

English Data Sheet: SCHS122

CD54HC4051, CD74HC4051, CD54HCT4051, CD74HCT4051, CD54HC4052, CD74HC4052, CD54HCT4052, CD74HCT4052, CD54HC4053, CD74HC4053, CD54HCT4053, CD74HCT4053

www.ti.com/ja-jp

JAJSHG0N – NOVEMBER 1997 – REVISED APRIL 2024

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信   31

Product Folder Links: *CD54HC4051 CD74HC4051 CD54HCT4051 CD74HCT4051 CD54HC4052 CD74HC4052 CD54HCT4052 CD74HCT4052 CD54HC4053 CD74HC4053 CD54HCT4053 CD74HCT4053*

English Data Sheet: SCHS122

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-8775401EA	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8775401EA CD54HC4053F3A	Samples
5962-8855601EA	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8855601EA CD54HC4052F3A	Samples
5962-9065401MEA	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9065401ME A CD54HCT4051F3A	Samples
CD54HC4051F	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54HC4051F	Samples
CD54HC4051F3A	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54HC4051F3A	Samples
CD54HC4052F	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54HC4052F	Samples
CD54HC4052F3A	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8855601EA CD54HC4052F3A	Samples
CD54HC4053F	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54HC4053F	Samples
CD54HC4053F3A	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8775401EA CD54HC4053F3A	Samples
CD54HCT4051F3A	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9065401ME A CD54HCT4051F3A	Samples
CD74HC4051E	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC4051E	Samples
CD74HC4051EE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC4051E	Samples
CD74HC4051M	LIFEBUY	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4051M	
CD74HC4051M96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU | SN	Level-1-260C-UNLIM	-55 to 125	HC4051M	Samples
CD74HC4051M96E4	LIFEBUY	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4051M	
CD74HC4051M96G3	LIFEBUY	SOIC	D	16	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 125	HC4051M	
CD74HC4051M96G4	LIFEBUY	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4051M	
CD74HC4051ME4	LIFEBUY	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4051M	
CD74HC4051MT	LIFEBUY	SOIC	D	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4051M	

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CD74HC4051NS	LIFEBUY	SO	NS	16	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		HC4051M	
CD74HC4051NSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4051M	Samples
CD74HC4051NSRE4	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4051M	Samples
CD74HC4051PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU | SN	Level-1-260C-UNLIM	-55 to 125	HJ4051	Samples
CD74HC4051PWRG4	LIFEBUY	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ4051	
CD74HC4051PWT	LIFEBUY	TSSOP	PW	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ4051	
CD74HC4051PWTG4	LIFEBUY	TSSOP	PW	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ4051	
CD74HC4052E	NRND	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC4052E	
CD74HC4052M	LIFEBUY	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4052M	
CD74HC4052M96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU | SN	Level-1-260C-UNLIM	-55 to 125	HC4052M	Samples
CD74HC4052M96E4	LIFEBUY	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4052M	
CD74HC4052M96G4	LIFEBUY	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4052M	
CD74HC4052MT	LIFEBUY	SOIC	D	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4052M	
CD74HC4052NSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4052M	Samples
CD74HC4052PW	LIFEBUY	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ4052	
CD74HC4052PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU | SN	Level-1-260C-UNLIM	-55 to 125	HJ4052	Samples
CD74HC4052PWRG4	LIFEBUY	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ4052	
CD74HC4052PWT	LIFEBUY	TSSOP	PW	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ4052	
CD74HC4053E	NRND	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC4053E	
CD74HC4053M	LIFEBUY	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4053M	
CD74HC4053M96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU | SN	Level-1-260C-UNLIM	-55 to 125	HC4053M	Samples
CD74HC4053M96G3	LIFEBUY	SOIC	D	16	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 125	HC4053M	
CD74HC4053M96G4	LIFEBUY	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4053M	
CD74HC4053ME4	LIFEBUY	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4053M	
CD74HC4053MG4	LIFEBUY	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4053M	
CD74HC4053MT	LIFEBUY	SOIC	D	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4053M	
CD74HC4053NSR	NRND	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4053M	
CD74HC4053PW	LIFEBUY	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ4053	

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CD74HC4053PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU | SN	Level-1-260C-UNLIM	-55 to 125	HJ4053	Samples
CD74HC4053PWRG4	LIFEBUY	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ4053	
CD74HC4053PWT	LIFEBUY	TSSOP	PW	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ4053	
CD74HCT4051E	NRND	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT4051E	
CD74HCT4051M	LIFEBUY	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4051M	
CD74HCT4051M96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4051M	Samples
CD74HCT4051M96E4	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4051M	Samples
CD74HCT4051M96G4	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4051M	Samples
CD74HCT4051ME4	LIFEBUY	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4051M	
CD74HCT4051MG4	LIFEBUY	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4051M	
CD74HCT4051MT	LIFEBUY	SOIC	D	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4051M	
CD74HCT4052E	NRND	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT4052E	
CD74HCT4052EE4	NRND	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT4052E	
CD74HCT4052M	LIFEBUY	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4052M	
CD74HCT4052M96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4052M	Samples
CD74HCT4052M96G4	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4052M	Samples
CD74HCT4052MT	LIFEBUY	SOIC	D	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4052M	
CD74HCT4053E	NRND	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT4053E	
CD74HCT4053M	LIFEBUY	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4053M	
CD74HCT4053M96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4053M	Samples
CD74HCT4053M96E4	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4053M	Samples
CD74HCT4053M96G4	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4053M	Samples
CD74HCT4053ME4	LIFEBUY	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4053M	
CD74HCT4053MT	LIFEBUY	SOIC	D	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4053M	
CD74HCT4053PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU | SN	Level-1-260C-UNLIM	-55 to 125	HK4053	Samples
CD74HCT4053PWRE4	LIFEBUY	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HK4053	

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CD74HCT4053PWRG4	LIFEBUY	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HK4053	
CD74HCT4053PWT	LIFEBUY	TSSOP	PW	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HK4053	

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54HC4051, CD54HC4052, CD54HC4053, CD54HCT4051, CD74HC4051, CD74HC4052, CD74HC4053, CD74HCT4051 :

- Catalog : CD74HC4051, CD74HC4052, CD74HC4053, CD74HCT4051

- Automotive : CD74HC4051-Q1, CD74HCT4051-Q1, CD74HC4051-Q1, CD74HCT4051-Q1

- Enhanced Product : CD74HC4051-EP, CD74HC4051-EP

- Military : CD54HC4051, CD54HC4052, CD54HC4053, CD54HCT4051

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

- Enhanced Product - Supports Defense, Aerospace and Medical Applications

- Military - QML certified for Military and Defense Applications

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC4051M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC4051M96G3	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC4051M96G4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC4051NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD74HC4051PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HC4051PWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HC4051PWT	TSSOP	PW	16	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HC4052M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC4052M96G4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC4052NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD74HC4052PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HC4052PWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HC4052PWT	TSSOP	PW	16	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HC4053M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC4053M96G3	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC4053M96G4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC4053NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD74HC4053PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HC4053PWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HC4053PWT	TSSOP	PW	16	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HCT4051M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HCT4052M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HCT4053M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HCT4053PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HCT4053PWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HCT4053PWT	TSSOP	PW	16	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC4051M96	SOIC	D	16	2500	340.5	336.1	32.0
CD74HC4051M96G3	SOIC	D	16	2500	364.0	364.0	27.0
CD74HC4051M96G4	SOIC	D	16	2500	340.5	336.1	32.0
CD74HC4051NSR	SO	NS	16	2000	367.0	367.0	38.0
CD74HC4051PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
CD74HC4051PWRG4	TSSOP	PW	16	2000	356.0	356.0	35.0
CD74HC4051PWT	TSSOP	PW	16	250	356.0	356.0	35.0
CD74HC4052M96	SOIC	D	16	2500	340.5	336.1	32.0
CD74HC4052M96G4	SOIC	D	16	2500	340.5	336.1	32.0
CD74HC4052NSR	SO	NS	16	2000	356.0	356.0	35.0
CD74HC4052PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
CD74HC4052PWRG4	TSSOP	PW	16	2000	356.0	356.0	35.0
CD74HC4052PWT	TSSOP	PW	16	250	356.0	356.0	35.0
CD74HC4053M96	SOIC	D	16	2500	340.5	336.1	32.0
CD74HC4053M96G3	SOIC	D	16	2500	364.0	364.0	27.0
CD74HC4053M96G4	SOIC	D	16	2500	340.5	336.1	32.0
CD74HC4053NSR	SO	NS	16	2000	356.0	356.0	35.0
CD74HC4053PWR	TSSOP	PW	16	2000	356.0	356.0	35.0

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC4053PWRG4	TSSOP	PW	16	2000	356.0	356.0	35.0
CD74HC4053PWT	TSSOP	PW	16	250	356.0	356.0	35.0
CD74HCT4051M96	SOIC	D	16	2500	340.5	336.1	32.0
CD74HCT4052M96	SOIC	D	16	2500	340.5	336.1	32.0
CD74HCT4053M96	SOIC	D	16	2500	340.5	336.1	32.0
CD74HCT4053PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
CD74HCT4053PWRG4	TSSOP	PW	16	2000	356.0	356.0	35.0
CD74HCT4053PWT	TSSOP	PW	16	250	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

TUBE

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD74HC4051E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4051E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4051EE4	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4051EE4	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4051M	D	SOIC	16	40	507	8	3940	4.32
CD74HC4051ME4	D	SOIC	16	40	507	8	3940	4.32
CD74HC4051NS	NS	SOP	16	50	530	10.5	4000	4.1
CD74HC4052E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4052E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4052M	D	SOIC	16	40	507	8	3940	4.32
CD74HC4052PW	PW	TSSOP	16	90	530	10.2	3600	3.5
CD74HC4053E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4053E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4053M	D	SOIC	16	40	507	8	3940	4.32
CD74HC4053ME4	D	SOIC	16	40	507	8	3940	4.32
CD74HC4053MG4	D	SOIC	16	40	507	8	3940	4.32
CD74HC4053PW	PW	TSSOP	16	90	530	10.2	3600	3.5
CD74HCT4051E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4051E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4051M	D	SOIC	16	40	507	8	3940	4.32
CD74HCT4051ME4	D	SOIC	16	40	507	8	3940	4.32
CD74HCT4051MG4	D	SOIC	16	40	507	8	3940	4.32
CD74HCT4052E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4052E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4052EE4	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4052EE4	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4052M	D	SOIC	16	40	507	8	3940	4.32
CD74HCT4053E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4053E	N	PDIP	16	25	506	13.97	11230	4.32

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD74HCT4053M	D	SOIC	16	40	507	8	3940	4.32
CD74HCT4053ME4	D	SOIC	16	40	507	8	3940	4.32

C

SEATING PLANE

0.1 C

8.2 / 7.4 TYP

A

PIN 1 ID AREA

14X 1.27

1

16

10.4 / 10.0 NOTE 3

2X 8.89

8

9

2.00 MAX

B

5.4 / 5.2 NOTE 4

16X 0.51 / 0.35

⊕ 0.25Ⓜ C A B

SEE DETAIL A

0.15 TYP

0.25

GAGE PLANE

0.3 / 0.1

0° - 10°

1.05 / 0.55

(1.25)

DETAIL A
TYPICAL

4220735/A   12/2021

NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.

16X (1.85)

SYMM

SEE DETAILS

1

16

16X (0.6)

SYMM

14X (1.27)

8

9

(R0.05) TYP

(7)

LAND PATTERN EXAMPLE
SCALE:7X

METAL

SOLDER MASK OPENING

SOLDER MASK OPENING

METAL

0.07 MAX
ALL AROUND

0.07 MIN
ALL AROUND

NON SOLDER MASK
DEFINED

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4220735/A   12/2021

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:7X

4220735/A   12/2021

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

D (R−PDSO−G16)   PLASTIC SMALL OUTLINE

0.394 (10,00)
0.386 (9,80)
⬙C

16   9

0.244 (6,20)
0.228 (5,80)

0.157 (4,00)
0.150 (3,80) ⬙D

1   8

Pin 1
Index Area

0.050 (1,27)

0.020 (0,51)
0.012 (0,31)

⊕ 0.010 (0,25) Ⓜ

0.069 (1,75) Max

0.010 (0,25)
0.004 (0,10)

0.010 (0,25)
0.005 (0,13)

0.004 (0,10)

Gauge Plane

Seating Plane

0.010 (0,25)   0°−8°

0.050 (1,27)
0.016 (0,40)

4040047−6/M   06/11

NOTES: A. All linear dimensions are in inches (millimeters).
         B. This drawing is subject to change without notice.
        ⬙C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall
             not exceed 0.006 (0,15) each side.
        ⬙D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
         E. Reference JEDEC MS−012 variation AC.

TEXAS INSTRUMENTS
www.ti.com

D (R−PDSO−G16)   PLASTIC SMALL OUTLINE

Example Board Layout
(Note C)

Stencil Openings
(Note D)

←14x1,27

←16x0,55

←14x1,27

5,40

16x1,50

5.40

Example
Non Soldermask Defined Pad

Example
Pad Geometry
(See Note C)

←0,60

1,55

Example
Solder Mask Opening
(See Note E)

←0,07

All Around

4211283−4/E 08/12

NOTES: A.   All linear dimensions are in millimeters.
          B.   This drawing is subject to change without notice.
          C.   Publication IPC−7351 is recommended for alternate designs.
          D.   Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
               contact their board assembly site for stencil design recommendations. Refer to IPC−7525 for other stencil recommendations.
          E.   Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PW0016A

6.6
6.2 TYP

A

PIN 1 INDEX AREA

14X 0.65

16

2X
4.55

5.1
4.9
NOTE 3

1

8

9

SEATING
PLANE

C

⌒ 0.1 C

1.2 MAX

B

4.5
4.3
NOTE 4

16X 0.30
0.19

⊕ 0.1 Ⓜ C A B

SEE DETAIL A

(0.15) TYP

0.25
GAGE PLANE

0.15
0.05

0°-8°

0.75
0.50

DETAIL A
TYPICAL

4220204/A   02/2017

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

16X (1.5)

SYMM

1

16X (0.45)

(R0.05) TYP

16

SYMM

14X (0.65)

8

9

(5.8)

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X

SOLDER MASK
OPENING

METAL

EXPOSED METAL

0.05 MAX
ALL AROUND

NON-SOLDER MASK
DEFINED
(PREFERRED)

METAL UNDER
SOLDER MASK

SOLDER MASK
OPENING

EXPOSED METAL

0.05 MIN
ALL AROUND

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4220204/A   02/2017

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

16X (1.5)

SYMM

1

16X (0.45)

(R0.05) TYP

16

SYMM

14X (0.65)

8

9

(5.8)

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220204/A   02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

MECHANICAL DATA

NS (R-PDSO-G)**

PLASTIC SMALL-OUTLINE PACKAGE

14-PINS SHOWN

	PINS **	14	16	20	24
DIM					
A	MAX	10,50	10,50	12,90	15,30
A	MIN	9,90	9,90	12,30	14,70

4040062/C 03/03

NOTES: A.   All linear dimensions are in millimeters.
         B.   This drawing is subject to change without notice.
         C.   Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

DIM / PINS **	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	——	——	——	——
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)

B

14   8

1   7

0.065 (1,65)
0.045 (1,14)

0.005 (0,13) MIN

0.060 (1,52)
0.015 (0,38)

0.200 (5,08) MAX

Seating Plane

0.130 (3,30) MIN

0.026 (0,66)
0.014 (0,36)

0.100 (2,54)

A

0°—15°

0.014 (0,36)
0.008 (0,20)

4040083/F 03/03

NOTES: A. All linear dimensions are in inches (millimeters).
         B. This drawing is subject to change without notice.
         C. This package is hermetically sealed with a ceramic lid using glass frit.
         D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
         E. Falls within MIL STD 1835 GDIP1—T14, GDIP1—T16, GDIP1—T18 and GDIP1—T20.

N (R−PDIP−T**)

16 PINS SHOWN

PLASTIC DUAL−IN−LINE PACKAGE

DIM \ PINS **	14	16	18	20
A MAX	0.775 (19,69)	0.775 (19,69)	0.920 (23,37)	1.060 (26,92)
A MIN	0.745 (18,92)	0.745 (18,92)	0.850 (21,59)	0.940 (23,88)
MS−001 VARIATION	AA	BB	AC	AD

0.260 (6,60) / 0.240 (6,10)

0.070 (1,78) / 0.045 (1,14) △D

0.045 (1,14) / 0.030 (0,76) △D

0.020 (0,51) MIN

0.200 (5,08) MAX

Seating Plane

0.125 (3,18) MIN

0.100 (2,54)

0.021 (0,53) / 0.015 (0,38)

⊕ 0.010 (0,25) Ⓜ

14/18 Pin Only
20 Pin vendor option △D

0.325 (8,26) / 0.300 (7,62)

0.015 (0,38)

Gauge Plane

0.010 (0,25) NOM

0.430 (10,92) MAX

4040049/E 12/2002

NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
△C Falls within JEDEC MS−001, except 18 and 20 pin minimum body length (Dim A).
△D The 20 pin end lead shoulder width is a vendor option, either half or full width.