









CD54HC688, CD74HC688, CD54HCT688, CD74HCT688

JAJSNV6E - SEPTEMBER 1997 - REVISED OCTOBER 2022

CDx4HC688、CDx4HCT688 高速 CMOS ロジック 8 ビット・マグニチュード・コ ンパレータ

1 特長

- カスケード可能
- ファンアウト(全温度範囲にわたって)
 - 標準出力:10 の LSTTL 負荷
 - バス・ドライバ出力:15 の LSTTL 負荷
- 広い動作温度範囲:-55℃~125℃
- 平衡な伝搬遅延と遷移時間
- LSTTL ロジック IC に比べて消費電力を大幅削減
- HC タイプ
 - 2V~6V で動作
 - 優れたノイズ耐性: V_{CC} に対して N_{IL} = 30%、N_{IH} = 30% (V_{CC} = 5V 時)
- HCT タイプ
 - 4.5V~5.5Vで動作
 - LSTTL 入力ロジックと直接互換、 V_{IL} = 0.8V (最大値)、V_{IH} = 2V (最小値)
 - CMOS 入力互換、V_{OL}、V_{OH} で I_I ≦ 1µA

2 概要

'HC688 および 'HCT688 は、2 つの 8 ビット・バイナリ・ワ ードの比較を必要とするコンピュータとロジック・アプリケー ションで使用するように設計された8ビット・マグニチュー ド・コンパレータです。比較したワードが等しいときに出力 (Y) が Low になり、カスケード接続されたアプリケーション で次のデバイスのイネーブル入力として使用できます。

パッケージ情報

部品番号	パッケージ ⁽¹⁾	本体サイズ (公称)
CD74HC688M	SOIC (20)	12.80mm × 7.50mm
CD74HCT688M	SOIC (20)	12.80mm × 7.50mm
CD74HC688E	PDIP (20)	25.40mm × 6.35mm
CD74HCT688E	PDIP (20)	25.40mm × 6.35mm
CD74HC688NSR	SO (20)	15.00mm × 5.30mm
CD74HC688PWR	TSSOP (20)	6.50mm × 4.40mm
CD54HC688F3A	CDIP (20)	26.92mm × 6.92mm
CD54HCT688F3A	CDIP (20)	26.92mm × 6.92mm

利用可能なパッケージについては、このデータシートの末尾にあ る注文情報を参照してください。






Table of Contents

7.2 Functional Block Diagram
7.3 Device Functional Modes
8 Power Supply Recommendations
9 Layout
9.1 Layout Guidelines
10 Device and Documentation Support10
10.1 Receiving Notification of Documentation Updates 10
10.2 サポート・リソース1(
10.3 Trademarks10
10.4 Electrostatic Discharge Caution10
10.5 Glossary10
11 Mechanical, Packaging, and Orderable
Information10


3 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

_	Child Associate as any and a statement of a second	
C	hanges from Revision D (February 2022) to Revision E (October 2022)	Page
•	Increased RθJA for packages: DW (58 to 109.1); N (69 to 84.6); NS (60 to 113.4); PW (83 to 131.8)	4
C	hanges from Revision C (August 2003) to Revision D (February 2022)	Page
•	最新のデータシート規格を反映するように、文書全体の採番、書式設定、表、図、相互参照を更新	1



4 Pin Configuration and Functions



J, N, DW, NS, or PW package 20-Pin CDIP, PDIP, SOIC, SO, TSSOP Top View



5 Specifications

5.1 Absolute Maximum Ratings⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage	-0.5	7	V	
I _{IK}	Input diode current	For $V_1 < -0.5 \text{ V}$ or $V_1 > V_{CC} + 0.5 \text{ V}$		±20	mA
I _{OK}	Output diode current	For $V_O < -0.5 \text{ V}$ or $V_O > V_{CC} + 0.5 \text{ V}$		±20	mA
Io	Output source or sink current per output pin		±25	mA	
	Continuous current through V _{CC} or GND			±50	mA
TJ	Junction temperature			150	°C
T _{stg}	Storage temperature range	-65	150	°C	
	Lead temperature (Soldering 10s) (SOIC - lead	tips only)		300	°C

⁽¹⁾ Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress-only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

5.2 Recommended Operating Conditions

			MIN	MAX	UNIT
V _{CC}	Supply voltage range	HC types	2	6	V
	Supply voltage range	HCT types	4.5	5.5	V
V _I , V _O	Input or output voltage		0	V _{CC}	V
		2 V		1000	
t _t	Input rise and fall time	4.5 V		500	ns
		6 V		400	
T _A	Temperature range	<u>.</u>	– 55	125	°C

5.3 Thermal Information

		DW (SOIC)	N (PDIP)	NS (SO)	PW (TSSOP)	
THERMAL	METRIC	20 PINS	20 PINS	20 PINS	20 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance ⁽¹⁾	109.1	84.6	113.4	131.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	76	72.5	78.6	72.2	°C/W
R _{0JB}	Junction-to-board thermal resistance	77.6	65.3	78.4	82.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	51.5	55.3	47.1	21.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	77.1	65.2	78.1	82.4	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.



5.4 Electrical Characteristics

	DADAMETED	TEST	V 00	25℃			–40℃ to 85℃		–55℃ to 125℃		LINUT
	PARAMETER	CONDITIONS(2)	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
нс тү	PES										
			2	1.5			1.5		1.5		
V_{IH}	High level input voltage		4.5	3.15			3.15		3.15		V
			6	4.2			4.2		4.2		
			2			0.5		0.5		0.5	
V_{IL}	Low level input voltage		4.5			1.35		1.35		1.35	V
l			6			1.8		1.8		1.8	
		I _{OH} = -20 μA	2	1.9			1.9		1.9		
	High level output	I _{OH} = -20 μA	4.5	4.4			4.4		4.4		
V_{OH}	voltage	I _{OH} = -20 μA	6	5.9			5.9		5.9		V
	High level output	I _{OH} = -4 mA	4.5	3.98			3.84		3.7		
	voltage	I _{OH} = -5.2 mA	6	5.48			5.34		5.2		
		I _{OL} = 20 μA	2			0.1		0.1		0.1	
	Low level output	I _{OL} = 20 μA	4.5			0.1		0.1		0.1	
V_{OL}	voltage	I _{OL} = 20 μA	6			0.1		0.1		0.1	V
	Low level output	I _{OL} = 4 mA	4.5			0.26		0.33		0.4	
	voltage	I _{OL} = 5.2 mA	6			0.26		0.33		0.4	
I _I	Input leakage current	V _I = V _{CC} or GND	6			±0.1		±1		±1	μA
I _{CC}	Supply current	V _I = V _{CC} or GND	6			8		80		160	μA
нст т	YPES										
V _{IH}	High level input voltage		4.5 to	2			2		2		V
VIH	r light level input voltage		5.5								v
V_{IL}	Low level input voltage		4.5 to 5.5			8.0		0.8		8.0	V
V	High level output voltage	I _{OH} = -20 μA	4.5	4.4			4.4		4.4		V
V _{OH}	High level output voltage	I _{OH} = -4 mA	4.5	3.98			3.84		3.7		V
.	Low level output voltage	I _{OL} = 20 μA	4.5			0.1		0.1		0.1	.,
V _{OL}	Low level output voltage	I _{OL} = 4 mA	4.5			0.26		0.33		0.4	V
I _I	Input leakage current	V _I = V _{CC} or GND	5.5			±0.1		±1		±1	μΑ
I _{CC}	Supply current	V _I = V _{CC} or GND	5.5			8		80		160	μΑ
Δl _{CC}	Additional supply	Enable inputs held at V _{CC} –2.1	4.5 to 5.5		100	252		315		343	μΑ
(1)	current per input pin	Data inputs held at V _{CC} –2.1	4.5 to 5.5		100	126		157.5		171.5	μΑ

⁽¹⁾ For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA. (2) V_I = V_{IH} or V_{IL} .



5.5 Switching Characteristics

 $C_L = 50 pF$. Input t_r , $t_f = 6 ns$

	PARAMETER	V 00		25℃		–40℃ to 85℃	–55℃ to 125℃	UNIT
	PARAMETER	V _{CC} (V)	MIN	TYP	MAX	MIN MAX	MIN MAX	UNII
HC TYPE	S				<u>'</u>			
		2			170	210	255	
t _{PLH} , t _{PHL}	Propagation delay (⊠ 6-1)	4.5		14 ⁽³⁾	34	42	51	ns
	An to output	6			29	36	43	
		2			170	210	255	
t _{PLH} , t _{PHL}	Bn to output	4.5		14 ⁽³⁾	34	42	51	ns
		6			29	36	43	
					120	150	180	
t _{PLH} , t _{PHL}	E to output	4.5		9 ⁽³⁾	24	30	36	ns
		6			20	26	30	
		2			75	95	110	
t_{TLH} , t_{THL}	Output transition time (区 6-1)	4.5			15	19	22	ns
		6			13	16	19	
C _{IN}	Input capacitance				10	10	10	pF
C _{PD}	Power dissipation capacitance ⁽¹⁾ (2)			22 ⁽⁴⁾				pF
HCTTYPE	ES .							
t _{PLH} , t _{PHL}	Propagation delay (図 6-1) An to output	4.5		14 ⁽³⁾	34	42	51	ns
t _{PLH} , t _{PHL}	Bn to output	4.5		14 ⁽³⁾	34	42	51	ns
t _{PLH} , t _{PHL}	E to output	4.5		9(3)	24	30	36	ns
t _{TLH} , t _{THL}	Output transition time (⊠ 6-1)	4.5			15	19	22	ns
C _{IN}	Input capacitance				10	10	10	pF
C _{PD}	Power dissipation capacitance ⁽¹⁾ (2)	5		22(4)				рF

C_{PD} is used to determine the dynamic power consumption, per gate.

 ⁽²⁾ P_D = V_{CC} ² f_i (C_{PD} + C_L) where f_i = input frequency, C_L = output load capacitance, V_{CC} = supply voltage.
 (3) C_L = 15 pF and V_{CC} = 5 V.
 (4) C_L = 15 pF.



6 Parameter Measurement Information





図 6-1. Propagation Delay and Transition Times

7 Detailed Description

7.1 Overview

The 'HC688 and 'HCT688 are 8-bit magnitude comparators designed for use in computer and logic applications that require the comparison of two 8-bit binary words. When the compared words are equal the output (Y) is low and can be used as the enabling input for the next device in a cascaded application.

7.2 Functional Block Diagram



7.3 Device Functional Modes

表 7-1. Truth Table⁽¹⁾

INP	UTS	OUPUTS
A, B	Ē	Y
A = B	L	L
A ≠ B	L	Н
X	Н	Н

(1) H = high voltage level, L = low voltage level, X = don't care.



8 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1-µF capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1-µF and 1-µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

9 Layout

9.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices, inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.



10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.2 サポート・リソース

TI E2E[™] サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

10.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 8-Feb-2024

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-8685701RA	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8685701RA CD54HCT688F3A	Samples
CD54HC688F3A	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8681801RA CD54HC688F3A	Samples
CD54HCT688F	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54HCT688F	Samples
CD54HCT688F3A	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8685701RA CD54HCT688F3A	Samples
CD74HC688E	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC688E	Samples
CD74HC688M96	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC688M	Samples
CD74HC688NSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC688M	Samples
CD74HC688PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ688	Samples
CD74HCT688E	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT688E	Samples
CD74HCT688EE4	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT688E	Samples
CD74HCT688M96	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT688M	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

PACKAGE OPTION ADDENDUM

www.ti.com 8-Feb-2024

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54HC688, CD54HC7688, CD74HC688, CD74HC7688:

Catalog: CD74HC688, CD74HCT688

Military: CD54HC688, CD54HCT688

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Feb-2024


TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC688M96	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CD74HC688NSR	so	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
CD74HC688NSR	so	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
CD74HC688PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
CD74HC688PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
CD74HCT688M96	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CD74HCT688M96	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1



www.ti.com 9-Feb-2024




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC688M96	SOIC	DW	20	2000	367.0	367.0	45.0
CD74HC688NSR	so	NS	20	2000	367.0	367.0	45.0
CD74HC688NSR	so	NS	20	2000	367.0	367.0	45.0
CD74HC688PWR	TSSOP	PW	20	2000	356.0	356.0	35.0
CD74HC688PWR	TSSOP	PW	20	2000	356.0	356.0	35.0
CD74HCT688M96	SOIC	DW	20	2000	367.0	367.0	45.0
CD74HCT688M96	SOIC	DW	20	2000	356.0	356.0	41.0

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Feb-2024

TUBE




*All dimensions are nominal

7 til dillionononono di o mominar								
Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD74HC688E	N	PDIP	20	20	506	13.97	11230	4.32
CD74HCT688E	N	PDIP	20	20	506	13.97	11230	4.32
CD74HCT688EE4	N	PDIP	20	20	506	13.97	11230	4.32



SMALL OUTLINE PACKAGE




- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated