









DLP801RE JAJSP80A - NOVEMBER 2022 - REVISED SEPTEMBER 2023

DLP801RE 0.8 WUXGA Digital Micromirror Device

1 特長

- 対角 0.8 インチのマイクロミラー・アレイ
 - WUXGA (1920 × 1200) ディスプレイ解像度
 - マイクロミラー・ピッチ:9.0μm
 - マイクロミラー傾斜角:±14.5°(平面に対して)
 - コーナー照明
- 高輝度の大会場用ディスプレイ向けに高い光出力密 度をサポート
 - 最大 40W/cm² の総合光出力密度
- 2xLVDS 入力データ・バス
- WUXGA~120 Hz をサポート
- DLPC4430 display controller、DLPA100 パワー・マ ネージメント/モーター・ドライバ IC によってサポートさ れたレーザー蛍光、RGB レーザー

2 アプリケーション

- 大会場向けプロジェクタ
- スマート・プロジェクタ
- 企業向けプロジェクタ
- デジタル・サイネージ

3 概要

DLP801RE デジタル・マイクロミラー・デバイス (DMD) は、高輝度 WUXGA 固体照明ディスプレイ・システムを可 能にするデジタル制御型 MEMS (Micro-ElectroMechanical System) 空間光変調器 (SLM) で す。テキサス・インスツルメンツの DLP® 0.8-inch WUXGA チップセットは、DMD、DLPC4430 display controller、 DLPA300 マイクロミラー・ドライバ、DLPA100 パワー / モ ーター・ドライバで構成されています。このコンパクトなチッ プセットは、半導体照明を使った小型の WUXGA ディス プレイを実現する完全なシステムを提供します。


設計期間の短縮に役立つように、この DMD エコシステム は定評あるリソースで構成されており、これには、すぐに購 入可能な光モジュール、光モジュール・メーカー、デザイ ンハウスなどが含まれます。

DMD を使用して設計を始める方法の詳細については、 「テキサス・インスツルメンツの DLP ディスプレイ・テクノロ ジーを使用した設計の開始」のページをご覧ください。

製品情報

部品番号	パッケージ ⁽¹⁾	本体サイズ (公称)
DLP801RE	FYV (350)	35.0mm × 32.2mm

利用可能なすべてのパッケージについては、データシートの末尾 にある注文情報を参照してください。



アプリケーション概略図



Table of Contents

1 特長	1	7.8 Window Aperture Illumination Overfill Calculation	2
2 アプリケーション		7.9 Micromirror Landed-On/Landed-Off Duty Cycle	29
3 概要		8 Application and Implementation	33
4 Revision History		8.1 Application Information	33
5 Pin Configuration and Functions		8.2 Typical Application	33
6 Specifications		8.3 Temperature Sensor Diode	
6.1 Absolute Maximum Ratings		9 Power Supply Recommendations	3
6.2 Storage Conditions		9.1 DMD Power Supply Requirements	
6.3 ESD Ratings		9.2 DMD Power Supply Power-Up Procedure	
6.4 Recommended Operating Conditions		9.3 DMD Power Supply Power-Down Procedure	
6.5 Thermal Information		10 Layout	
6.6 Electrical Characteristics	13	10.1 Layout Guidelines	
6.7 Timing Requirements	13	10.2 Layout Example	
6.8 System Mounting Interface Loads	. 17	11 Device and Documentation Support	
6.9 Micromirror Array Physical Characteristics	19	11.1 サード・パーティ製品に関する免責事項	
6.10 Micromirror Array Optical Characteristics	20	11.2 Device Support	
6.11 Window Characteristics		11.3 Device Markings	
6.12 Chipset Component Usage Specification	. 22	11.4 Documentation Support	
7 Detailed Description	22	11.5 ドキュメントの更新通知を受け取る方法	42
7.1 Overview		11.6 サポート・リソース	42
7.2 Functional Block Diagram		11.7 Trademarks	42
7.3 Feature Description	23	11.8 静電気放電に関する注意事項	42
7.4 Device Functional Modes	23	11.9 用語集	42
7.5 Optical Interface and System Image Quality		12 Mechanical, Packaging, and Orderable	
Considerations		Information	42
7.6 Micromirror Array Temperature Calculation	25	12.1 Package Option Addendum	
7.7 Micromirror Power Density Calculation	26		

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

C	hanges from Revision * (November 2022) to Revision A (September 2023)	Page
•	Added Multi-Chip optical power density section to セクション 6.4	9
•	Added セクション 7.7 Micromirror Power Density Calculation	<mark>2</mark> 6
	Added セクション 7.8 Window Aperture Illumination Overfill Calculation	
	<i>p</i>	

Product Folder Links: DLP801RE



5 Pin Configuration and Functions




図 5-1. FYV Package (350-Pin) Bottom View



表 5-1. Pin Functions

PII	N		表 5-1. PIN FUNCTIONS	SIGNAL			
SIGNAL	PGA_PAD	TYPE	PIN DESCRIPTION	TYPE	TERMINATION		
LVDS BUS C							
D_CN(0)	B18	I	Llink and alifformatical main		Differential 400 O		
D_CP(0)	B19	I	High-speed differential pair		Differential 100 Ω		
D_CN(1)	H24	I	Llink and differential main		Differential 400 O		
D_CP(1)	G24	I	High-speed differential pair		Differential 100 Ω		
D_CN(2)	L23	I	Lligh anged differential neigh		Differential 100 Ω		
D_CP(2)	K23	1	High-speed differential pair High-speed differential pair High-speed differential pair		Dillerential 100 tz		
D_CN(3)	C18	I			Differential 100 O		
D_CP(3)	C19	I	High-speed differential pair		Differential 100 Ω		
D_CN(4)	A19	I	High-speed differential pair		Differential 100 Ω		
D_CP(4)	A20	I	High-speed differential pair				
D_CN(5)	E24	I	I High-speed differential pair I High-speed differential pair		Differential 100 O		
D_CP(5)	D24	I			Differential 100 Ω		
D_CN(6)	K25	I			Differential 100 Ω		
D_CP(6)	J25	I	nigh-speed dillerential pail		Differential 100 tz		
D_CN(7)	C26	1	Lligh anged differential neigh		Differential 100 Ω		
D_CP(7)	D26	1	— nigri-speed dillerential pall	speed differential pair			
D_CN(8)	C21	I	High-speed differential pair		Differential 100 Ω		
D_CP(8)	B21	I	— nigri-speed dillerential pall	LVDS	Dillerential 100 tz		
D_CN(9)	G25	I	LVDS		Differential 400 O		
D_CP(9)	F25	I	High-speed differential pair		Differential 100 Ω		
D_CN(10)	A24	I	High apped differential pair				
D_CP(10)	B24	I	— nigri-speed dillerential pali		Differential 100 Ω		
D_CN(11)	J26	I	High apped differential pair		Differential 100 Ω		
D_CP(11)	K26	High-speed differential pair J26 I High-speed differential pair			Dillerential 100 tz		
D_CN(12)	D25	1	High-speed differential pair		Differential 100 Ω		
D_CP(12)	C25	I			Diliciciliai 1007		
D_CN(13)	E23	1	High-speed differential pair		Differential 100 Ω		
D_CP(13)	D23	I	r ngn-speed dilletetillat pall		Dinerential 100 12		
D_CN(14)	B23	1	High-speed differential pair		Differential 100 Ω		
D_CP(14)	C23	I	night-speed differential pair		Dinerential 100 12		
D_CN(15)	K24	I	High-speed differential pair		Differential 100 Ω		
D_CP(15)	L24 I High-speed differential pair		Dinerential 100 12				
DCLK_CN	H23	I	High-speed differential pair		Differential 100 Ω		
DCLK_CP	G23	H23 I High-speed differential pair		Dinerential 100 77			
SCTRL_CN	F26	I	High-speed differential pair		Differential 100 Ω		
SCTRL_CP	G26	ı			Diliciciliai 1007		
LVDS BUS D							

4

Product Folder Links: DLP801RE



PIN			表 5-1. Pin Functions (続き)	SIGNAL	
SIGNAL	PGA_PAD	TYPE	PIN DESCRIPTION	TYPE	TERMINATION
D_DN(0)	Z18	I			
D_DP(0)	Z19	1	High-speed differential pair		Differential 100 Ω
D_DN(1)	T24	1		1	
D_DP(1)	U24	1	High-speed differential pair		Differential 100 Ω
D_DN(2)	N23	1		-	
D_DP(2)	P23	1	High-speed differential pair		Differential 100 Ω
D_DN(3)	Y18	1		1	
D_DP(3)	Y19	1	High-speed differential pair		Differential 100 Ω
D_DN(4)	AA19	1	1111	1	D: (1 1 1 2 0 0
D_DP(4)	AA20	I	High-speed differential pair		Differential 100 Ω
D_DN(5)	W24	I	11:1		D: (1 1 1 0 0 0
D_DP(5)	X24	I	High-speed differential pair		Differential 100 Ω
D_DN(6)	P25	I	High-speed differential pair		Differential 100 C
D_DP(6)	R25	Ţ	High-speed differential pair		Differential 100 Ω
D_DN(7)	Y26	1	Link on and differential union		Differential 400 O
D_DP(7)	X26	1	High-speed differential pair		Differential 100 Ω
D_DN(8)	Y21	1	Lligh and differential pair	1	Differential 100 Ω
D_DP(8)	Z21	1	High-speed differential pair	LVDS	Dillerential 100 tz
D_DN(9)	U25	1	High-speed differential pair	LVDS	Differential 100 Ω
D_DP(9)	V25	1	Tilgii-speed dillerential pali		Dillerential 100 tz
D_DN(10)	AA24	ļ	High-speed differential pair		Differential 100 Ω
D_DP(10)	Z24	I	Tilgii-speed dillerential pali		Differential 100 12
D_DN(11)	R26	I	High-speed differential pair		Differential 100 Ω
D_DP(11)	P26	I	riigii-speed diilerentiai paii		Differential 100 12
D_DN(12)	X25	1	High-speed differential pair Differential	Differential 100 Ω	
D_DP(12)	Y25	1	riigii speed diiiereniidi paii		Differential 100 12
D_DN(13)	W23	1	High-speed differential pair		Differential 100 Ω
D_DP(13)	X23	1	riigir opeca amereridar pan		Differential 100 12
D_DN(14)	Z23	1	High-speed differential pair		Differential 100 Ω
D_DP(14)	Y23	1			
D_DN(15)	P24	I	High-speed differential pair		Differential 100 Ω
D_DP(15)	N24	I			
DCLK_DN	T23	1	High-speed differential pair		Differential 100 Ω
DCLK_DP	U23	Į.	, ,		
SCTRL_DN	V26	I	High-speed differential pair		Differential 100 Ω
SCTRL_DP	U26	I			
SCP INTERFACE				T	I
SCPCLK	U2	<u> </u>	Serial Communications Port CLK	LVCMOS	Internal Pulldown
SCPDI	T3	<u> </u>	Serial Communications Data In	LVCMOS	Internal Pulldown
SCPENZ	U4			Internal Pulldown	
SCPDO	U3	0	Serial Communications Port Output	LVCMOS	Internal Pulldown
OTHER SIGNALS			0	11/01/05	
DMD_PWRDNZ	G4	l	Chip-Level ResetZ	LVCMOS	Internal Pulldown



PIN			t 5-1. PIN FUNCTIONS (続さ)	SIGNAL	
SIGNAL	PGA_PAD	TYPE	PIN DESCRIPTION	TYPE	TERMINATION
N/C	G1, H1, J1, J3, J4, K3, P3, R1, R3, R4, T1, U1, V3, D17, X17, K4, P4, F3, G2, H3, W18, G3, W6, W5, Y5, Y4, W15, X15, Z16, Z15, Y16, Y17, Z13, Z12, Y14, Y13, AA10, AA9, Z10, Y10, Z5, Z6, Z9, Z8, W3, X3, X6, Y6, X7, X8, Y8, Y7, X4, W4, Y3, Z3, W11, W10, D4, E4, C3, B3, E15, D15, B16, B15, C16, C17, B13, B12, C14, C13, A10, A9, B10, C10, B5, B6, B9, B8, C4, C5, E5, E6, D7, D8, C8, C7, D3, E3, C6, D6, E11, E10, X16	No Connect			
TEMP_N	W16	I/O			
TEMP_P	W17	I/O			
MICROMIRROR B	IAS RESET IN	IPUTS			
MBRST(0)	E14	I	Mirror actuation signal	· · ·	
MBRST(1)	D13	I	Mirror actuation signal		
MBRST(2)	E13	I	Mirror actuation signal		
MBRST(3)	C12	I	Mirror actuation signal		
MBRST(4)	E12	I	Mirror actuation signal		
MBRST(5)	C11	I	Mirror actuation signal		
MBRST(6)	D16	I	Mirror actuation signal		
MBRST(7)	C15	I	Mirror actuation signal		
MBRST(8)	W14	I	Mirror actuation signal		
MBRST(9)	X13	I	Mirror actuation signal		
MBRST(10)	W13	I	Mirror actuation signal		
MBRST(11)	Y12	I	Mirror actuation signal		
MBRST(12)	W12	I	Mirror actuation signal		
MBRST(13)	Y11	I	Mirror actuation signal		



PII	N		DIN DESCRIPTION	SIGNAL	TERMINIATION
SIGNAL	PGA_PAD	TYPE	PIN DESCRIPTION	TYPE	TERMINATION
MBRST(14)	Y15	I	Mirror actuation signal		
POWERS AND	GROUNDS				
VDD	A5, A6, B2, C1, D10, D12, D19, D22, E8, E19, E20, E21, E22, F1, F2, J2, K1, L1, L25, M3, M4, M25, N1, N25, P1, R2, V1, V2, W8, W19, W20, W21, W22, X10, X12, X19, X22, Y1, Z1, Z2, AA2, AA5, AA6	Р	Low-voltage CMOS core supply		
VDDI	A7, A8, A11, A16, A17, A18, A21, A22, A23, AA7, AA8, AA11, AA16, AA17, AA18, AA21, AA22, AA23	Р	I/O supply		
VCC2	A3, A4, A25, B26, L26, M26, N26, Z26, AA3, AA4, AA25	Р	Memory array stepped-up voltage		

7

Product Folder Links: DLP801RE



PIN			表 5-1. PIII FUIICUONS (統合)	SIGNAL	
SIGNAL	PGA_PAD	TYPE	PIN DESCRIPTION	TYPE	TERMINATION
VSS	B4, B7, B11, B14, B17, B20, B22, B25, C2, C9, C20, C22, C24, D1, D2, D5, D9, D11, D14, D18, D20, D21, E1, E2, E7, E9, E16, E17, E18, E25, E26, F4, F23, F24, H2, H4, H25, H26, J23, J24, K2, L2, L3, L4, M1, M2, M23, M24, N2, N3, N4, P2, R23, R24, T2, T4, T25, T26, V4, V23, V24, W1, W2, W7, W9, W25, W26, X1, X2, X5, X9, X11, X14, X18, X20, X21, Y2, Y9, Y20, Y22, Y24, Z4, Z7, Z11, Z14, Z17, Z20, Z22, Z25	G	Global ground		

6 Specifications

6.1 Absolute Maximum Ratings

Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

		MIN	MAX	UNIT
SUPPLY VOLTAG	ES			
V_{DD}	Supply voltage for LVCMOS core logic ⁽¹⁾	-0.5	2.3	V
V _{DDI}	Supply voltage for LVDS Interface ⁽¹⁾	-0.5	2.3	V
V _{CC2}	Micromirror Electrode and HVCMOS voltage ⁽¹⁾ (2)	-0.5	11	V
V _{MBRST}	Input voltage for MBRST pins ⁽¹⁾	-17.5	22.5	V
$ V_{DDI} - V_{DD} $	Supply voltage delta (absolute value) ⁽³⁾		0.3	V
INPUT VOLTAGE	S	<u>'</u>		
V _{ID}	Input differential voltage for LVDS pins (absolute value)		500	mV
V_LVCMOS	Input voltage for all other input pins ⁽¹⁾	-0.3	V _{DDI} + 0.3	V
ENVIRONMENTA	L			
т	Temperature, operating ⁽⁴⁾	0	90	°C
T _{ARRAY}	Temperature, non–operating ⁽⁴⁾	-40	90	°C
T _{DP}	Dew point temperature, operating and non-operating (noncondensing)		81	°C

- (1) All voltages are referenced to common ground V_{SS}. V_{DD}, V_{DDI}, and V_{CC2} power supplies are all required for all DMD operating modes.
- (2) V_{CC2} supply transients must fall within specified voltages.
- (3) Exceeding the recommended allowable voltage difference between V_{DD} and V_{DDI} may result in excessive current draw.
- (4) The array temperature cannot be measured directly and must be computed analytically from the temperature measured at test point 1 (TP1), shown in Figure 7-1 using the セクション 7.6.

6.2 Storage Conditions

Applicable for the DMD as a component or non-operating in a system

		MIN	MAX	UNIT
T _{DMD}	DMD storage temperature	-40	80	°C
T _{DP-AVG}	Average dew point temperature (noncondensing) ⁽¹⁾		28	°C
T _{DP-ELR}	Elevated dew point temperature range (noncondensing) ⁽²⁾	28	36	°C
CT _{ELR}	Cumulative time in elevated dew point temperature range		24	months

- 1) This is the average over time (including storage and operating) that the device is not in the elevated dew point temperature range.
- (2) Exposure to dew point temperatures in the elevated range during storage and operation must be limited to less than a total cumulative time of CT_{ELR}.

6.3 ESD Ratings

SYMBOL	PARAMETER	DESCRIPTION	VALUE	UNIT
V	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
(ESD)	V _(ESD) discharge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±500	V
V _(ESD)	Electrostatic discharge (MBRST PINS)	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001	±150	V

- (1) JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.



6.4 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted). The functional performance of the device specified in this data sheet is achieved when operating the device within the limits defined by this table. No level of performance is implied when operating the device above or below these limits.

mphod Whon ope	erating the device above or below these limits.	MIN	NOM	MAX	UNIT
VOLTAGE SUPPL	Y				
V_{DD}	Supply voltage for LVCMOS core logic ⁽¹⁾	1.65	1.8	1.95	V
V_{DDI}	Supply voltage for LVDS Interface ⁽¹⁾	1.65	1.8	1.95	V
V _{CC2}	Micromirror Electrode and HVCMOS voltage ⁽¹⁾ (2)	9.5	10	10.5	V
V _{MBRST}	Micromirror Bias / Reset Voltage ⁽¹⁾	-17		21.5	V
V _{DD} – V _{DDI}	Supply voltage delta (absolute value) ⁽³⁾		0	0.3	V
LVCMOS					
V _{IH(DC)}	Input High Voltage	0.7 × VDD		V _{DD} + 0.3	V
V _{IL(DC)}	Input Low Voltage	-0.3		0.3 × VDD	V
V _{IH(AC)}	Input High Voltage	0.8 × VDD		V _{DD} + 0.3	V
V _{IL(AC)}	Input Low Voltage	-0.3		0.2 × VDD	V
I _{OH}	High-level Output Current			2	mA
I _{OL}	Low-level Output Current	-2			mA
t _{PWRDNZ}	PWRDNZ pulse width ⁽⁴⁾	10			ns
SCP INTERFACE			,		
F _{SCPCLK}	SCP clock frequency	50		500	kHz
SCPCLK _{DCDIN}	SCP Clk Input duty cycle	40%		60%	
LVDS INTERFACE	<u> </u>				
F _{CLOCK}	Clock frequency for LVDS interface (all channels), DCLK ⁽⁵⁾			400	MHz
DCD _{IN}	Input CLK Duty Cycle Distortion tolerance	44%	,	56%	
V _{ID}	Input differential voltage (absolute value) ⁽⁶⁾	150	300	440	mV
V _{CM}	Common mode voltage ⁽⁶⁾	1100	1200	1300	mV
V _{LVDS}	LVDS voltage ⁽⁶⁾	880		1520	mV
t _{LVDS_RSTZ}	Time required for LVDS receivers to recover from PWRDNZ	2			μs
Z _{IN}	Internal differential termination resistance	80	100	120	Ω
Z _{LINE}	Line differential impedance (PWB/trace)	90	100	110	Ω
ENVIRONMENTAL	L				
-	Array temperature, long-term operational ⁽⁸⁾ (10) (11)	10		40 to 70 ⁽¹⁰⁾	°C
T _{ARRAY}	Array temperature, short-term operational, 500 hr max ⁽¹⁰⁾ (13)	0		10	°C
T _{DP -AVG}	Average dew point average temperature (non–condensing) ⁽¹²⁾			28	°C
T _{DP-ELR}	Elevated dew point temperature range (non-condensing) ⁽¹³⁾	28		36	°C
CT _{ELR}	Cumulative time in elevated dew point temperature range			24	Months
Q _{AP-ILL}	Window aperture illumination overfill(14) (15) (16)			17	W/cm ²
	UMINATION SINGLE-CHIP ARCHITECTURE	<u> </u>			I
ILL _{UV}	Illumination power at wavelengths < 410 nm ⁽⁷⁾ (18)			10	mW/cm ²
ILL _{VIS}	Illumination power at wavelengths ≥ 410 nm and ≤ 800 nm ⁽¹⁷⁾ (18)			40	W/cm ²
ILL _{IR}	Ilumination power at wavelengths > 800 nm ⁽¹⁸⁾			10	mW/cm ²
ILL _{BLU}	Illumination power at wavelengths ≥ 410 nm and ≤ 475 nm ⁽¹⁷⁾ (18)			12.8	W/cm ²

6.4 Recommended Operating Conditions (続き)

Over operating free-air temperature range (unless otherwise noted). The functional performance of the device specified in this data sheet is achieved when operating the device within the limits defined by this table. No level of performance is implied when operating the device above or below these limits.

		MIN NOM MAX	UNIT	
SOLID STATE ILLUMINATION MULTI-CHIP ARCHITECTURE (19)				
ILL _{UV}	Illumination power at wavelength < 410 nm ⁽⁷⁾ (18)	10	mW/cm ²	
ILL _{VIS}	Illumination power at wavelengths ≥ 410 nm and ≤ 800 nm ⁽¹⁷⁾ (18)	40	W/cm ²	
ILL _{IR}	Illumination power at wavelength > 800 nm ⁽¹⁸⁾	10	mW/cm ²	
ILL _{BLU}	Illumination power at wavelengths ≥ 410 nm and ≤ 475 nm ⁽¹⁷⁾ (18)	22	. W/cm ²	
ILL _{BLU1}	Illumination power at wavelengths ≥ 410 nm and ≤ 440 nm ⁽¹⁷⁾ (18)	2	W/cm ²	

- All voltages are referenced to common ground V_{SS}. V_{DD}, V_{DDI}, and V_{CC2} power supplies are all required for proper DMD operation. V_{SS} must also be connected.
- (2) V_{CC2} supply transients must fall within specified max voltages.
- (3) To prevent excess current, the supply voltage delta $|V_{DDI} V_{DD}|$ must be less than the specified limit. See the *DMD Power Supply Requirements*.
- (4) PWRDNZ input pin resets the SCP and disables the LVDS receivers. The PWRDNZ input pin overrides the SCPENZ input pin and tristates the SCPDO output pin.
- (5) See LVDS clock timing requirements in *Timing Requirements*.
- (6) See Figure 6-5 for the LVDS waveform requirements.
- (7) Simultaneous exposure of the DMD to the maximum Recommend Operating Conditions for temperature and UV illumination reduces device lifetime.
- (8) The array temperature cannot be measured directly and must be computed analytically from the temperature measured at test point 1 (TP1), shown in Figure 7-1 using the *Micromirror Array Temperature Calculation*.
- (9) Long-term is defined as the usable life of the device.
- (10) Per Figure 6-1, the maximum operational array temperature is derated based on the micromirror landed duty cycle that the DMD experiences in the end application. See *Micromirror Landed-on/Landed-off Duty Cycle* for a definition of micromirror landed duty cycle.
- (11) Short-term is the total cumulative time over the useful life of the device.
- (12) The average over time (including storage and operating) that the device is not in the elevated dew point temperature range.
- (13) Exposure to dew point temperatures in the elevated range during storage and operation is limited to less than a total cumulative time of CT_{ELR}.
- (14) Applies to region defined in Figure 6-2
- (15) The active area of the DMD is surrounded by an aperture on the inside of the DMD window surface that masks structures of the DMD device assembly from normal view. The aperture is sized to anticipate several optical conditions. Overfill light illuminating the area outside the active array can scatter and create adverse effects to the performance of an end application using the DMD. Minimizing the light flux incident outside the active array is a design requirement of the illumination optical system. Depending on the particular optical architecture and assembly tolerances of the optical system, the amount of overfill light on the outside of the active array may cause system performance degradation.
- (16) To calculate see Window Aperture Illumination Overfill Calculation.
- (17) The maximum allowable optical power incident on the DMD is limited by the maximum optical power density for each wavelength range specified and the micromirror array temperature (T_{ARRAY}).
- (18) To calculate see Micromirror Power Density Calculation.
- (19) Multi-chip architectures must use the same DMD device (DLP801RE) for all DMDs in the product.






図 6-1. Maximum Recommended Array Temperature—Derating Curve




図 6-2. Illumination Overfill Diagram - Critical Area

6.5 Thermal Information

THERMAL METRIC		
		UNIT
	350 PINS	
Thermal resistance, active area to test point 1 (TP1) ⁽¹⁾	0.50	°C/W

(1) The DMD is designed to conduct absorbed and dissipated heat to the back of the package. The cooling system must be capable of maintaining the DMD within the temperature range specified in the *Recommended Operating Conditions*. The total heat load on the DMD is largely driven by the incident light absorbed by the active area, although other contributions include light energy absorbed by the window aperture and electrical power dissipation of the array. Minimizing the light energy falling outside the window clear aperture is a design requirement of the optical system because any additional thermal load in this area can significantly degrade the reliability of the device.

6.6 Electrical Characteristics

Over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power S	supply Information			,		
I _{DD}	Supply current V _{DD} ⁽¹⁾				1200	mA
I _{DDI}	Supply current V _{DDI} ⁽¹⁾				340	mA
I _{CC2}	Supply current V _{CC2}				40	mA
P _{DD}	Supply power V _{DD} ⁽¹⁾				2340	mW
PDDI	Supply power V _{DDI} ⁽¹⁾				663	mW
P _{CC2}	Supply power V _{CC2}				420	mW
LVCMOS	3		1			
V _{OH}	High-level output voltage	I _{OH} = 2 mA	0.8			× V _{DD}
V _{OL}	Low-level output voltage	I _{OL} = 2 mA		-	0.2	× V _{DD}
l _{oz}	High impedance output current	V _{DD} = 1.95 V			10	μΑ
I _{IL}	Low-level input current	VDD= 1.95 V, Vin = 0 V	-60			μA
I _{IH}	High-level input current ⁽²⁾	VDD = 1.95 V, Vin = VDD			200	μΑ
Capacita	ances			-		
Cı	Input capacitance: LVDS pins	f = 1 MHz			20	pF
Cı	Input capacitance ⁽²⁾	f = 1 MHz			15	pF
Co	Output capacitance ⁽²⁾	f = 1 MHz			15	pF
C _{IM}	Input capacitance for MBRST[0:14] pins	f = 75 kHz	400	450	570	pF

- (1) To prevent excess current, the supply voltage delta |VDDI VDD| must be less than the specified limit in Absolute Maximum Ratings.
- (2) Applies to LVCMOS pins only. Excludes LVDS pins and test pad pins

6.7 Timing Requirements

Over Recommended Operating Conditions (unless otherwise noted)

	PARAMETER DESCRIPTION	MIN	NOM MAX	UNIT
SCP				
t _{SCP_DS}	SCPDI clock setup time (before SCPCLK falling-edge) ⁽¹⁾	800		ns
t _{SCP_DH}	SCPDI hold time (after SCPCLK falling-edge) ⁽¹⁾	900		ns
t _{SCP_NEG_EN}	Time between falling edge of SCPENZ and the rising edge of SCPCLK ⁽¹⁾	1		μs
t _{SCP_POS_EN}	Time between falling edge of SCPCLK and the rising edge of SCPENZ ⁽¹⁾	1		μs
t _{SCP_OUT_EN}	Time required for SCP output buffer to recover after SCPENZ (from tri-state). ⁽¹⁾		960	ns

Copyright © 2023 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

6.7 Timing Requirements (続き)

Over Recommended Operating Conditions (unless otherwise noted)

PARAMETER DESCRIPTION	MIN	NOM MAX	UNIT
SCPENZ inactive pulse width (high-level)	1		1/F _{scpclk}
Rise time (20% to 80%). See ⁽²⁾		200	ns
Fall time (80% to 20%). See (2)		200	ns
	'		
Rise time (20% to 80%). See ⁽³⁾		500	ps
Fall time (80% to 20%). See (3)		500	ps
Clock Cycle Duration for DCLK_C and DCLK_D ⁽⁴⁾	2.5		ns
Pulse Duration for DCLK_C/D ⁽⁴⁾	1.19		ns
Setup Time for High-speed data(15:0) before DCLK ⁽⁴⁾	350		ps
Setup Time for SCTRL before DCLK ⁽⁴⁾	330		ps
Hold time for High-speed data(15:0) after DCLK ⁽⁴⁾	150		ps
Hold Time for SCTRL after DCLK ⁽⁴⁾	170		ps
Skew tolerance between Channel C and Channel D ⁽⁵⁾ (6) (7)	-1.25	1.25	ns
	SCPENZ inactive pulse width (high-level) Rise time (20% to 80%). See ⁽²⁾ Fall time (80% to 20%). See ⁽²⁾ Rise time (20% to 80%). See ⁽³⁾ Fall time (80% to 20%). See ⁽³⁾ Clock Cycle Duration for DCLK_C and DCLK_D ⁽⁴⁾ Pulse Duration for DCLK_C/D ⁽⁴⁾ Setup Time for High-speed data(15:0) before DCLK ⁽⁴⁾ Setup Time for SCTRL before DCLK ⁽⁴⁾ Hold time for High-speed data(15:0) after DCLK ⁽⁴⁾ Hold Time for SCTRL after DCLK ⁽⁴⁾	SCPENZ inactive pulse width (high-level) 1 Rise time (20% to 80%). See (2) Fall time (80% to 20%). See (2) Rise time (20% to 80%). See (3) Fall time (80% to 20%). See (3) Clock Cycle Duration for DCLK_C and DCLK_D(4) 2.5 Pulse Duration for DCLK_C/D(4) 1.19 Setup Time for High-speed data(15:0) before DCLK(4) 350 Setup Time for SCTRL before DCLK(4) 330 Hold time for High-speed data(15:0) after DCLK(4) 150 Hold Time for SCTRL after DCLK(4) 170	SCPENZ inactive pulse width (high-level) 1 Rise time (20% to 80%). See (2) 200 Fall time (80% to 20%). See (3) 200 Rise time (20% to 80%). See (3) 500 Fall time (80% to 20%). See (3) 500 Clock Cycle Duration for DCLK_C and DCLK_D(4) 2.5 Pulse Duration for DCLK_C/D(4) 1.19 Setup Time for High-speed data(15:0) before DCLK(4) 350 Setup Time for SCTRL before DCLK(4) 330 Hold time for High-speed data(15:0) after DCLK(4) 150 Hold Time for SCTRL after DCLK(4) 170

- (1) See Figure 6-3.
- (2) See Figure 6-4.
- (3) See Figure 6-6.
- (4) See Figure 6-7.
- (5) See Figure 6-8.
- (6) Channel C (Bus C) includes the following LVDS pairs: DCLK_C, SCTRL_C, and D_C
- (7) Channel D (Bus D) includes the following LVDS pairs: DCLK_D, SCTRL_D, and D_D.




図 6-3. SCP Timing Parameters




図 6-4. SCP Rise and Fall Times




図 6-5. LVDS Waveform Parameters

15

Product Folder Links: DLP801RE






図 6-6. LVDS Rise and Fall Times




図 6-7. LVDS Timing Parameters




図 6-8. LVDS Skew Parameters

6.8 System Mounting Interface Loads

PARAMETER	MIN	NOM	MAX	UNIT
When loads are applied on both electrical and thermal interface areas				
Maximum load to be applied to the electrical interface area ⁽¹⁾			111	N
Maximum load to be applied to the thermal interface area ⁽¹⁾			111	N
When load is applied on the electrical interface area only				
Maximum load to be applied to the electrical interface area ⁽¹⁾			222	N
Maximum load to be applied to the thermal interface area ⁽¹⁾			0	N

(1) The load must be uniformly applied in the corresponding areas shown in Figure 6-9.






図 6-9. System Mounting Interface Loads

English Data Sheet: DLPS244

6.9 Micromirror Array Physical Characteristics

PARAMETER DESCRIPTION			UNIT
M	Number of active columns (1)	1920	micromirrors
N	Number of active rows (1)	1200	micromirrors
P	Micromirror (pixel) pitch ⁽¹⁾	9.0	μm
Micromirror active array width ⁽¹⁾	Micromirror pitch x number of active columns	17.280	mm
Micromirror active array height ⁽¹⁾	Micromirror pitch x number of active rows	10.800	mm
Micromirror active border (top and bottom)(2)	Pond of micromirror (POM)	12	micromirrors/side
Micromirror active border (right and left) ⁽²⁾	Pond of micromirror (POM)	12	micromirrors/side

⁽¹⁾ See Figure 6-10.

⁽²⁾ The structure and qualities of the border around the active array includes a band of partially functional micromirrors called the POM.

These micromirrors are structurally and/or electrically prevented from tilting toward the bright or ON state, but still require an electrical bias to tilt toward OFF.




図 6-10. Micromirror Array Physical Characteristics



6.10 Micromirror Array Optical Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Micromirror tilt and	gle ^{(2) (3) (4) (5)}	Landed state ⁽¹⁾	13.5	14.5	15.5	degrees
Micromirror cross	over time ⁽⁶⁾	typical performance		3		μs
Micromirror switch	ning time ⁽⁷⁾	typical performance	10			μs
	Bright pixel(s) in active area ⁽⁹⁾	Gray 10 screen ⁽¹²⁾			0	
	Bright pixel(s) in the POM ⁽⁹⁾ (11)	Gray 10 screen ⁽¹²⁾			1	
Image performance (8)	Dark pixel(s) in the active area ⁽¹⁰⁾	White screen ⁽¹³⁾			4	micromirrors
	Adjacent pixel(s) ⁽¹⁶⁾	Any screen			0	
	Unstable pixel(s) in active area ⁽¹⁵⁾	Any screen			0	

- (1) Measured relative to the plane formed by the overall micromirror array.
- (2) Additional variation exists between the micromirror array and the package datums.
- (3) Represents the variation that can occur between any two individual micromirrors, located on the same device or located on different devices.
- (4) For some applications, it is critical to account for the micromirror tilt angle variation in the overall system optical design. With some system optical designs, the micromirror tilt angle variation within a device may result in perceivable non-uniformities in the light field reflected from the micromirror array. With some system optical designs, the micromirror tilt angle variation between devices may result in colorimetry variations, system efficiency variations or system contrast variations.
- (5) Refer to Figure 6-11.
- (6) The time required for a micromirror to nominally transition from one landed state to the opposite landed state.
- (7) The minimum time between successive transitions of a micromirror.
- (8) Conditions of Acceptance: all DMD image performance returns are evaluated using the following projected image test conditions:

Test set degamma shall be linear.

Test set brightness and contrast shall be set to nominal.

The diagonal size of the projected image shall be a minimum of 60 inches.

The projections screen shall be 1x gain.

The projected image shall be inspected from an 8-foot minimum viewing distance.

The image shall be in focus during all image performance tests.

- (9) Bright pixel definition: a single pixel or mirror that is stuck in the ON position and is visibly brighter than the surrounding pixels
- (10) Dark pixel definition: a single pixel or mirror that is stuck in the OFF position and is visibly darker than the surrounding pixels
- (11) POM definition: rectangular border of off-state mirrors surrounding the active area
- (12) Gray 10 screen definition: a full screen with RGB values set to R = 10/255, G = 10/255, B = 10/255
- (13) White screen definition: a full screen with RGB values set to R=255/255, G = 255/255, B = 255/255
- (14) Adjacent pixel definition: Two or more stuck pixels sharing a common border or common point, also referred to as a cluster.
- (15) Unstable pixel definition: A single pixel or mirror that does not operate in sequence with parameters loaded into memory. The unstable pixel appears to be flickering asynchronously with the image.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2023 Texas Instruments Incorporated






図 6-11. Micromirror Landed Orientation and Tilt

6.11 Window Characteristics

PARAMETER DESCRIPTION	Test Conditions	MIN NOM	MAX	UNIT
Window Material		Corning EagleXG		
Window Refractive Index	546.1 nm	1.5119		



6.12 Chipset Component Usage Specification

Reliable function and operation of the DLP801RE DMD requires that it be used in conjunction with the other components of the applicable DLP chipset, including those components that contain or implement TI DMD control technology. TI DMD control technology consists of the TI technology and devices used for operating or controlling a DLP DMD.

注

TI assumes no responsibility for image quality artifacts or DMD failures caused by optical system operating conditions exceeding limits described previously.

7 Detailed Description

7.1 Overview


The DLP801RE digital micromirror device (DMD) is a 0.8-inch diagonal spatial light modulator that consists of an array of highly reflective aluminum micromirrors. The DMD is an electrical input, optical output micro-opticalelectrical-mechanical system (MOEMS). The fast switching speed of the DMD micromirrors, combined with advanced DLP image processing algorithms, enables the micromirror array to display a full 1920 x 1200 pixel image at a 120 Hz frame rate. The electrical interface is a low voltage differential signaling (LVDS) interface. The DMD consists of a two-dimensional array of 1-bit CMOS memory cells. The array is organized in a grid of M memory cell columns by N memory cell rows. Refer to the セクション 7.2. The positive or negative deflection angle of the micromirrors can be individually controlled by changing the address voltage of underlying CMOS addressing circuitry and micromirror reset signals (MBRST).

The DLP 0.8-inch WUXGA chipset is comprised of the DLP801RE DMD, DLPC4430 display controller, the DLPA300 micromirror driver and the DLPA100 power management and motor driver. For reliable operation, the DLP801RE DMD must always be used with the DLP display controller and the power and motor driver specified in the chipset.

Copyright © 2023 Texas Instruments Incorporated

Product Folder Links: DLP801RE

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Power Interface

The DMD requires two DC voltages: 1.8-V source for VDD and VDDI, and a 10-V supply for VCC2. In a typical configuration, 3.3 V is created by the DLPA100 power management and motor driver and is used on the DMD board to create the 1.8 V. The DLPA300 micromirror driver takes in the 12 V and creates the micromirror reset voltages.

7.3.2 Timing

The data sheet specifies timing at the device pin. For output timing analysis, the tester pin electronics and its transmission line effects must be considered. Timing reference loads are not intended to be precise representations of any particular system environment or depiction of the actual load presented by a production test. TI recommends that system designers use IBIS or other simulation tools to correlate the timing reference load to a system environment. Use the specified load capacitance value for characterization and measurement of AC timing signals only. This load capacitance value does not indicate the maximum load the device is capable of driving.

7.4 Device Functional Modes

DMD functional modes are controlled by the DLPC4430 display controller. See the DLPC4430 display controller data sheet or contact a TI applications engineer.

7.5 Optical Interface and System Image Quality Considerations

TI assumes no responsibility for end-equipment optical performance. Achieving the desired end-equipment optical performance involves making trade-offs between numerous component and system design parameters. Optimizing system optical performance and image quality strongly relate to optical system design parameter trades. Although it is not possible to anticipate every conceivable application, projector image quality and optical performance is contingent on compliance to the optical system operating conditions described in the following sections.

7.5.1 Numerical Aperture and Stray Light Control

TI recommends that the light cone angle defined by the numerical aperture of the illumination optics is the same as the light cone angle defined by the numerical aperture of the projection optics. This angle must not exceed the nominal device micromirror tilt angle unless appropriate apertures are added in the illumination and projection pupils to block out flat-state and stray light from the projection lens. The DLP801RE has a 14.5° tilt angle which corresponds to the f/2.0 numerical aperture. The micromirror tilt angle defines DMD capability to separate the "ON" optical path from any other light path, including undesirable flat-state specular reflections from the DMD window, DMD border structures, or other system surfaces near the DMD such as prism or lens surfaces. If the numerical aperture exceeds the micromirror tilt angle, or if the projection numerical aperture angle is more than 2° larger than the illumination numerical aperture angle (and vice versa), contrast degradation and objectionable artifacts in the display border or active area are possible.

7.5.2 Pupil Match

TI's optical and image quality specifications assume that the exit pupil of the illumination optics is nominally centered within 2° of the entrance pupil of the projection optics. Misalignment of pupils can create objectionable artifacts in the display border and active area, which may require additional system apertures to control, especially if the numerical aperture of the system exceeds the pixel tilt angle.


7.5.3 Illumination Overfill

The active area of the device is surrounded by an aperture on the inside DMD window surface that masks structures of the DMD chip assembly from normal view, and is sized to anticipate several optical operating conditions. Overfill light illuminating the window aperture can create artifacts from the edge of the window aperture opening and other surface anomalies that may be visible on the screen. Design the illumination optical system to limit light flux incident anywhere on the window aperture from exceeding approximately 10% of the average flux level in the active area. Depending on the particular system optical architecture, overfill light may have to be further reduced below the suggested 10% level in order to be acceptable.

資料に関するフィードバック (ご意見やお問い合わせ) を送信 Copyright © 2023 Texas Instruments Incorporated



7.6 Micromirror Array Temperature Calculation






図 7-1. DMD Thermal Test Point

Micromirror array temperature cannot be measured directly, therefore it must be computed analytically from a measurement point on the outside of the package, the package thermal resistance, the electrical power, and the illumination heat load. The following equations show the relationship between array temperature and the reference ceramic temperature, thermal test TP1, shown above:

$$T_{ARRAY} = T_{CERAMIC} + (Q_{ARRAY} \times R_{ARRAY-TO-CERAMIC})$$
(1)

$$Q_{ARRAY} = Q_{ELECTRICAL} + Q_{ILLUMINATION}$$
 (2)

where

- T_{ARRAY} = Computed array temperature (°C)
- T_{CERAMIC} = Measured ceramic temperature (°C) (TP1 location)

Copyright © 2023 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ) を送信



- R_{ARRAY-TO-CERAMIC} = Thermal resistance of package specified in セクション 6.5 from array to ceramic TP1 (°C/Watt)
- Q_{ARRAY} = Total DMD power on the array (W) (electrical + absorbed)
- Q_{ELECTRICAL} = Nominal electrical power (W)
- Q_{INCIDENT} = Incident illumination optical power (W)
- Q_{ILLUMINATION} = (DMD average thermal absorptivity × Q_{INCIDENT}) (W)
- DMD average thermal absorptivity = 0.55

The electrical power dissipation of the DMD is variable and depends on the voltages, data rates, and operating frequencies. A nominal electrical power dissipation to use when calculating array temperature is 1.2 W. The absorbed power from the illumination source is variable and depends on the operating state of the micromirrors and the intensity of the light source. The equations shown above are valid for a single chip or multichip DMD system. It assumes an illumination distribution of 83.7% on the active array, and 16.3% on the array border.

The sample calculation for a typical projection application is as follows:

$$Q_{INCIDENT} = 80 \text{ W (measured)}$$
(3)

$$T_{CERAMIC} = 40.0$$
°C (measured) (4)

$$Q_{ELECTRICAL} = 1.2 \text{ W}$$
 (5)

$$Q_{ARRAY} = 1.2 \text{ W} + (0.55 \times 80 \text{ W}) = 45.20 \text{ W}$$
 (6)

$$T_{ARRAY} = 45.0^{\circ}C + (45.20 \text{ W} \times 0.50^{\circ}C/\text{W}) = 67.6^{\circ}C$$
 (7)

7.7 Micromirror Power Density Calculation

The calculation of the optical power density of the illumination on the DMD in the different wavelength bands uses the total measured optical power on the DMD, percent illumination overfill, area of the active array, and ratio of the spectrum in the wavelength band of interest to the total spectral optical power.

- ILL_{UV} = [OP_{UV-RATIO} × Q_{INCIDENT}] × 1000 ÷ A_{ILL} (mW/cm²)
- ILL_{VIS} = [OP_{VIS-RATIO} × Q_{INCIDENT}] ÷ A_{ILL} (W/cm²)
- ILL_{IR} = [OP_{IR-RATIO} × Q_{INCIDENT}] × 1000 ÷ A_{ILL} (mW/cm²)
- ILL_{BLU} = [OP_{BLU-RATIO} × Q_{INCIDENT}] ÷ A_{ILL} (W/cm²)
- ILL_{BLU1} = [OP_{BLU1-RATIO} × Q_{INCIDENT}] ÷ A_{ILL} (W/cm²)
- $A_{ILL} = A_{ARRAY} \div (1 OV_{ILL}) (cm^2)$

where:

- ILL_{UV} = UV illumination power density on the DMD (mW/cm²)
- ILL_{VIS} = VIS illumination power density on the DMD (W/cm²)
- ILL_{IR} = IR illumination power density on the DMD (mW/cm²)
- ILL_{BLU} = BLU illumination power density on the DMD (W/cm²)
- ILL_{BI U1} = BLU1 illumination power density on the DMD (W/cm²)
- A_{II I} = illumination area on the DMD (cm²)
- Q_{INCIDENT} = total incident optical power on DMD (W) (measured)

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2023 Texas Instruments Incorporated

- A_{ARRAY} = area of the array (cm²) (data sheet)
- OV_{ILL} = percent of total illumination on the DMD outside the array (%) (optical model)
- OP_{UV-RATIO} = ratio of the optical power for wavelengths <410 nm to the total optical power in the illumination spectrum (spectral measurement)
- OP_{VIS-RATIO} = ratio of the optical power for wavelengths ≥410 and ≤800 nm to the total optical power in the illumination spectrum (spectral measurement)
- OP_{IR-RATIO} = ratio of the optical power for wavelengths >800 nm to the total optical power in the illumination spectrum (spectral measurement)
- OP_{BLU-RATIO} = ratio of the optical power for wavelengths ≥410 and ≤475 nm to the total optical power in the illumination spectrum (spectral measurement)
- OP_{BLU1-RATIO} = ratio of the optical power for wavelengths ≥410 and ≤440 nm to the total optical power in the illumination spectrum (spectral measurement)

The illumination area varies and depends on the illumination overfill. The total illumination area on the DMD is the array area and overfill area around the array. The optical model is used to determine the percent of the total illumination on the DMD that is outside the array (OV_{ILL}) and the percent of the total illumination that is on the active array. From these values the illumination area (A_{ILL}) is calculated. The illumination is assumed to be uniform across the entire array.

From the measured illumination spectrum, the ratio of the optical power in the wavelength bands of interest to the total optical power is calculated.

Sample calculation:

$$Q_{INCIDENT} = 80 \text{ W (measured)}$$
 (8)

$$A_{ARRAY} = (17.280 \times 10.800) = 1.8662 \text{ cm}^2 \text{ (data sheet)}$$
 (9)

$$OV_{ILL} = 16.3\%$$
 (optical model) (10)

$$OP_{VIS-RATIO} = 0.99977$$
 (spectral measurement) (12)

$$OP_{BLU-RATIO} = 0.28100$$
 (spectral measurement) (14)

$$OP_{BLU1-RATIO} = 0.03200$$
 (spectral measurement) (15)

$$A_{ILL} = 1.8662 \div (1 - 0.163) = 2.2297 \text{ cm}^2$$
 (16)

$$ILL_{UV} = [0.00017 \times 80 \text{ W}] \times 1000 \div 2.2297 \text{ cm}^2 = 6.10 \text{ mW/cm}^2$$
 (17)

$$ILL_{VIS} = [0.99977 \times 80 \text{ W}] \div 2.2297 \text{ cm}^2 = 35.87 \text{ W/cm}^2$$
 (18)

$$ILL_{IR} = [0.00006 \times 80 \text{ W}] \times 1000 \div 2.2297 \text{ cm}^2 = 2.15 \text{ mW/cm}^2$$
 (19)

$$ILL_{BIII} = [0.28100 \times 80 \text{ W}] \div 2.2297 \text{ cm}^2 = 10.08 \text{ W/cm}^2$$
 (20)

$$ILL_{BLU1} = [0.03200 \times 80 \text{ W}] \div 2.2297 \text{ cm}^2 = 1.15 \text{ W/cm}^2$$
(21)

7.8 Window Aperture Illumination Overfill Calculation

The amount of optical overfill on the critical area of the window aperture cannot be measured directly. For systems with uniform illumination on the array the amount is determined using the total measured incident optical power on the DMD, and the ratio of the total optical power on the DMD that is on the defined critical area. The optical model is used to determine the percent of optical power on the window aperture critical area and estimate the size of the area.

• Q_{AP-ILL} = [Q_{INCIDENT} × OP_{AP_ILL_RATIO}] ÷ A_{AP ILL} (W/cm²)

where:

- Q_{AP-ILL} = window aperture illumination overfill (W/cm²)
- Q_{INCIDENT} = total incident optical power on the DMD (Watts) (measured)
- OP_{AP_ILL_RATIO} = ratio of the optical power on the critical area of the window aperture to the total optical power on the DMD (optical model)
- A_{AP-ILL} = size of the window aperture critical area (cm²) (datasheet)
- OP_{CA RATIO} = percent of the window aperture critical area with incident optical power (%) (optical model)

Sample calculation:





図 7-2. Window Aperture Overfill Example

See the figure for the length of the critical aperture.

 $Q_{INCIDENT} = 80 \text{ W (measured)}$ (22)



7.9 Micromirror Landed-On/Landed-Off Duty Cycle

7.9.1 Definition of Micromirror Landed-On/Landed-Off Duty Cycle

The micromirror landed-on/landed-off duty cycle (landed duty cycle) denotes the percentage of time that an individual micromirror is landed in the ON state versus the amount of time the same micromirror is landed in the OFF state.

For example, a landed duty cycle of 100/0 indicates that the referenced pixel is in the ON state 100% of the time (and in the OFF state 0% of the time); whereas 0/100 indicates that the pixel is in the OFF state 100% of the time. Likewise, 50/50 indicates that the pixel is ON for 50% of the time (and OFF for 50% of the time).

Note that when assessing landed duty cycle, the time spent switching from one state (ON or OFF) to the other state (OFF or ON) is considered negligible and is thus ignored.

Since a micromirror can only be landed in one state or the other (ON or OFF), the two numbers (percentages) always add to 100.

7.9.2 Landed Duty Cycle and Useful Life of the DMD

Knowing the long-term average landed duty cycle (of the end product or application) is important because subjecting all (or a portion) of the DMD micromirror array (also called the active array) to an asymmetric landed duty cycle for a prolonged period of time can reduce the DMD useful life.

Note that it is the symmetry/asymmetry of the landed duty cycle that is of relevance. The symmetry of the landed duty cycle is determined by how close the two numbers (percentages) are to being equal. For example, a landed duty cycle of 50/50 is perfectly symmetrical whereas a landed duty cycle of 100/0 or 0/100 is perfectly asymmetrical.

7.9.3 Landed Duty Cycle and Operational DMD Temperature

Operational DMD temperature and landed duty cycle interact to affect DMD useful life, and this interaction can be exploited to reduce the impact that an asymmetrical landed duty cycle has on the DMD useful life. This is quantified in the de-rating curve shown in \boxtimes 6-1. The importance of this curve is that:

- · All points along this curve represent the same useful life.
- All points above this curve represent lower useful life (and the further away from the curve, the lower the useful life).
- All points below this curve represent higher useful life (and the further away from the curve, the higher the useful life).

In practice, this curve specifies the maximum operating DMD temperature for a given long-term average landed duty cycle.

7.9.4 Estimating the Long-Term Average Landed Duty Cycle of a Product or Application

During a given period of time, the landed duty cycle of a given pixel follows from the image content being displayed by that pixel.

Product Folder Links: DLP801RE

Copyright © 2023 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信



For example, in the simplest case, when displaying pure-white on a given pixel for a given time period, that pixel operates under a 100/0 landed duty cycle during that time period. Likewise, when displaying pure-black, the pixel operates under a 0/100 landed duty cycle.

Between the two extremes (ignoring for the moment color and any image processing that may be applied to an incoming image), the landed duty cycle tracks one-to-one with the gray scale value, as shown in 表 7-1.

表 7-1. Grayscale Value and Landed Duty Cycle

GRAYSCALE VALUE	LANDED DUTY CYCLE
0%	0/100
10%	10/90
20%	20/80
30%	30/70
40%	40/60
50%	50/50
60%	60/40
70%	70/30
80%	80/20
90%	90/10
100%	100/0

Accounting for color rendition (but still ignoring image processing) requires knowing both the color intensity (from 0% to 100%) for each constituent primary color (red, green, and/or blue) for the given pixel as well as the color cycle time for each primary color, where "color cycle time" is the total percentage of the frame time that a given primary must be displayed in order to achieve the desired white point.

Use 式 29 to calculate the landed duty cycle of a given pixel during a given time period

where

- Red_Cycle_%, represents the percentage of the frame time that red is displayed to achieve the desired white
 point
- Green_Cycle_% represents the percentage of the frame time that green is displayed to achieve the desired white point
- Blue_Cycle_%, represents the percentage of the frame time that blue is displayed to achieve the desired white point

For example, assume that the red, green, and blue color cycle times are 50%, 20%, and 30% respectively (in order to achieve the desired white point), then the landed duty cycle for various combinations of red, green, blue color intensities would be as shown in $\frac{1}{5}$ 7-2 and $\frac{1}{5}$ 7-3.

表 7-2. Example Landed Duty Cycle for Full-Color, Color Percentage

CYCLE PERCENTAGE					
RED	GREEN	BLUE			
50%	20%	30%			

表 7-3. Example Landed Duty Cycle for Full-Color

s	CALE VALUE		LANDED DUTY
RED	GREEN	BLUE	CYCLE
0%	0%	0%	0/100

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2023 Texas Instruments Incorporated

表 7-3. Example Landed Duty Cycle fo	or Full-Color (続
き)	

SCALE VALUE		LANDED DUTY	
RED	GREEN	BLUE	CYCLE
100%	0%	0%	50/50
0%	100%	0%	20/80
0%	0%	100%	30/70
12%	0%	0%	6/94
0%	35%	0%	7/93
0%	0%	60%	18/82
100%	100%	0%	70/30
0%	100%	100%	50/50
100%	0%	100%	80/20
12%	35%	0%	13/87
0%	35%	60%	25/75
12%	0%	60%	24/76
100%	100%	100%	100/0

The last factor to account for in estimating the landed duty cycle is any applied image processing. Within the DLPC4430 display controller, the gamma function affects the landed duty cycle.

Gamma is a power function of the form $Output_Level = A \times Input_Level^{Gamma}$, where A is a scaling factor that is typically set to 1.

In the DLPC4430 display controller, gamma is applied to the incoming image data on a pixel-by-pixel basis. A typical gamma factor is 2.2, which transforms the incoming data as shown in \boxtimes 7-3.




図 7-3. Example of Gamma = 2.2

From \boxtimes 7-3, if the gray scale value of a given input pixel is 40% (before gamma is applied), then gray scale value is 13% after gamma is applied. Therefore, it can be seen that since gamma has a direct impact displayed gray scale level of a pixel, it also has a direct impact on the landed duty cycle of a pixel.



Consideration must also be given to any image processing which occurs before the DLPC4430 display controller.



8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

DMDs are spatial light modulators that reflect incoming light from an illumination source to one of two directions, with the primary direction being into a projection or collection optic. Each application is derived primarily from the optical architecture of the system and the format of the data coming into the DLPC4430 display controller. Typical applications using the DLP801RE DMD include smart projectors, enterprise projectors, large venue projectors and digital signage.

DMD power-up and power-down sequencing is strictly controlled by the DLPC4430 display controller through the DLPA300. Refer to セクション 9 for power-up and power-down specifications. For reliable operation, the DLP801RE DMD must always be used with DLPC4430 display controller, a DLPA100 PMIC/Motor driver, and a DLPA300 Micromirror Driver.

8.2 Typical Application

The DLP801RE DMD combined with DLPC4430 display controller and a power management device provides WUXGA resolution for bright, colorful display applications. A typical display system using RGB laser illumination combines the DLP801RE DMD, DLPC4430 display controller, DLPA300 micromirror driver and DLPA100 PMIC and motor driver.

8-1 shows a system block diagram for this configuration of the DLP 0.8-inch WUXGA chipset and additional system components needed. See
8-2 for a block diagram showing the system components needed along with the laser phosphor illumination for the DLP 0.8-inch WUXGA chipset. The components include DLP801RE DMD, DLPC4430 display controller and DLPA100 PMIC and motor driver and a DLPA300 micromirror driver.






図 8-1. Typical WUXGA RGB Laser Application




図 8-2. Typical WUXGA Laser Phosphor Application

8.2.1 Design Requirements

Other core components of the display system include an illumination source, an optical engine for the illumination and projection optics, other electrical and mechanical components, and software. The type of illumination used and desired brightness has a major effect on the overall system design and size.

The display system uses the DLP801RE DMD as the core imaging device and contains a 0.8-inch array of micromirrors. The DLPC4430 display controller is the digital interface between the DMD and the rest of the system, taking digital input from front end receiver and driving the DMD over a high-speed LVDS interface. The DLPA100 PMIC serves as a voltage regulator for the controller, and color filter wheel and phosphor wheel motor control. The DLPA300 provides the DMD reset control.

8.2.2 Detailed Design Procedure

For a complete DLP system, an optical module or light engine is required that contains the DLP801RE DMD, associated illumination sources, optical elements, and necessary mechanical components.

For reliable operation, the DMD must always be used with DLPC4430 display controller, the DLPA300 micromirror driver, and the DLPA100 PMIC and motor driver.

8.2.3 Application Curves

In a typical projector application, the luminous flux on the screen from the DMD depends on the optical design of the projector. The efficiency and total power of the illumination optical system and the projection optical system determines the overall light output of the projector. The DMD is inherently a linear spatial light modulator, so its

Copyright © 2023 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

efficiency just scales the light output. 🗵 8-3 describes the relationship of laser input optical power to light output for a laser-phosphor illumination system, where the phosphor is not at its thermal quenching limit.





図 8-3. Normalized Light Output vs. Normalized Laser Power for Laser Phosphor Illumination

8.3 Temperature Sensor Diode

The DMD features a built-in thermal diode that measures the temperature at one corner of the die outside the micromirror array. The thermal diode can be interfaced with the TMP411 temperature sensor as shown in № 8-4. The software application contains functions to configure the TMP411 to read the DLP801RE DMD temperature sensor diode. This data can be leveraged by the customer to incorporate additional functionality in the overall system design such as adjusting illumination, fan speeds, etc. All communication between the TMP411 and the DLPC4430 display controller happens over the I²C interface. The TMP411 connects to the DMD through pins outlined in セクション 5.

Leave TEMP_N and TEMP_P pins unconnected (NC) if the temp sensor is not used.



- A. Details omitted for clarity
- B. See the TMP411 data sheet for system board layout recommendation.
- C. See the TMP411 data sheet and the TI reference design for suggested component values for R1, R2, R3, R4, and C1.

D. R5 = 0Ω . R6 = 0Ω . Place $0-\Omega$ resistors close to the DMD package pins.

図 8-4. TMP411 Sample Schematic

9 Power Supply Recommendations

9.1 DMD Power Supply Requirements

The following power supplies are all required to operate the DMD: VDD, VDDI, and VCC2. VSS must also be connected. DMD power-up and power-down sequencing is strictly controlled by the DLPC4430 display controller.

注意

For reliable operation of the DMD, the following power supply sequencing requirements must be followed. Failure to adhere to the prescribed power-up and power-down procedures may affect device reliability. VDD, VDDI and VCC2 power supplies have to be coordinated during power-up and power-down operations. VSS must also be connected. Failure to meet any of the below requirements results in a significant reduction in the reliability and lifetime of the DMD. Refer to \boxtimes 9-1.

9.2 DMD Power Supply Power-Up Procedure

- During power-up, VDD and VDDI must always start and settle before VCC2 is are applied to the DMD.
- Power supply slew rates during power-up are flexible, provided that the transient voltage levels follow the requirements listed in セクション 6.1 and in セクション 6.4.
- During power-up, LVCMOS input pins must not be driven high until after VDD and VDDI have settled at operating voltages listed in セクション 6.4 table.

9.3 DMD Power Supply Power-Down Procedure

- During power-down, VDD and VDDI must be supplied until after VCC2 is discharged to within the specified limit of ground. Refer to セクション 6.4.
- Power supply slew rates during power-down are flexible, provided that the transient voltage levels follow the requirements listed in セクション 6.1 and in セクション 6.4.
- During power-down, LVCMOS input pins must be less than specified in セクション 6.4.

37

Product Folder Links: DLP801RE






図 9-1. DMD Power Supply Sequencing Requirements

- A. See Pin Configuration and Functions for pin functions.
- B. VDD must be up and stable prior to VCC2 powering up.
- C. PWRDNZ has two turn on options. Option 1: PWRDNZ does not go high until VDD and VCC2 are up and stable, or Option 2: PWRDNZ must be pulsed low for a minimum of T_{PWRDNZ}, or 10 ns after VDD and VCC2 are up and stable.
- D. There is a minimum of T_{LVDS} ARSTZ, or 2 µs, wait time from PWRDNZ going high for the LVDS receiver to recover.
- E. After the DMD micromirror park sequence is complete, the DLP controller software initiates a hardware power-down that activates the PWRDNZ and disables VCC2.
- F. Under power-loss conditions, where emergency DMD micromirror park procedures are being enacted by the DLP controller hardware, PWRDNZ goes low.
- G. VDD must remain high until after VCC2 goes low.
- H. To prevent excess current, the supply voltage delta |VDDI VDD| must be less than specified limit in セクション 6.4.

Copyright © 2023 Texas Instruments Incorporated

10 Layout

10.1 Layout Guidelines

The DLP801RE DMD is part of a chipset that is controlled by the DLPC4430 display controller in conjunction with the DLP300 micromirror driver and the DLPA100 power and motor driver. These guidelines are targeted at designing a PCB board with the DLP801RE DMD. The DLP801RE DMD board is a high-speed multi-layer PCB, with primarily high-speed digital logic utilizing dual edge clock rates up to 400MHz for DMD LVDS signals. The remaining traces are comprised of low speed digital LVTTL signals. Solid planes are required for DMD_P1P8V and Ground. The target impedance for the PCB is 50 Ω ±10% with the LVDS traces being 100 Ω ±10% differential. TI recommends using an 8-layer stack-up as described in Ξ 10-1.

10.2 Layout Example




図 10-1. Typical example for matching LVDS signal lengths by serpentine sections

10.2.1 Layers

The layer stack-up and copper weight for each layer is shown in 表 10-1. Small sub-planes are allowed on signal routing layers to connect components to major sub-planes on top/bottom layers if necessary.

表 10-1. Layer Stack-Up	表 10-1	. Layer	Stac	k-Up
------------------------	--------	---------	------	------

LAYER NO.	LAYER NAME	COPPER WT. (oz.)	COMMENTS
1	Side A - DMD only	1.5	DMD, escapes, low frequency signals, power sub-planes.
2	Ground	1	Solid ground plane (net GND).
3	Signal	0.5	50 Ω and 100 Ω differential signals
4	Ground	1	Solid ground plane (net GND)
5	VDD and VDDI	1	+1.8-V power plane
6	Signal	0.5	50 Ω and 100 Ω differential signals
7	Ground	1	Solid ground plane (net GND).
8	Side B - All other Components	1.5	Discrete components, low frequency signals, power sub-planes

Product Folder Links: DLP801RE

Copyright © 2023 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

39



10.2.2 Impedance Requirements

TI recommends that the board has matched impedance of 50 Ω ±10% for all signals. The exceptions are listed in $\frac{1}{2}$ 10-2.

表 10-2. Special Impedance Requirements

SIGNAL TYPE	SIGNAL NAME	IMPEDANCE (Ω)		
C channel LVDS differential pairs	DDCP(0:15), DDCN(0:15)	100 100/ 1155 11.1		
	DCLKC_P, DCLKC_N	100 ±10% differential across each pair		
	SCTRL_CP, SCTRL_CN			
D channel LVDS differential pairs	DDDP(0:15), DDDN(0:15)			
	DCLKD_P, DCLKD_N	100 ±10% differential across each pair		
	SCTRL_DP, SCTRL_DN	F		

10.2.3 Trace Width, Spacing

Unless otherwise specified, TI recommends that all signals follow the 0.005"/0.005" design rule. Minimum trace clearance from the ground ring around the PWB has a 0.1" minimum. An analysis of impedance and stack-up requirements determine the actual trace widths and clearances.

10.2.3.1 Voltage Signals

表 10-3. Special Trace Widths, Spacing Requirements

SIGNAL NAME	MINIMUM TRACE WIDTH TO PINS (MIL)	LAYOUT REQUIREMENT
GND	15	Maximize trace width to connecting pin
3.3-V Supply Rail	15	Maximize trace width to connecting pin
VDD, VDDI	15	Maximize trace width to connecting pin
MBRST(0,14)	15	Use 10 mil etch to connect all signals/voltages from DLPA300 to DLP801RE
VCC2	15	Create mini plane from Voltage regulator to DLP801RE

Product Folder Links: DLP801RE

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2023 Texas Instruments Incorporated

11 Device and Documentation Support

11.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

11.2 Device Support

11.2.1 Device Nomenclature




図 11-1. Part Number Description

11.3 Device Markings

The device markings include both human-readable information and a two-dimensional matrix code. The human-readable information is described in . The two-dimensional matrix code is an alpha-numeric string that contains the DMD part number, Part 1 and Part 2 of the serial number.

Example:




図 11-2. DMD Marking Locations



11.4 Documentation Support

11.4.1 Related Documentation

For related documentation see the following:

- DLPA100 Power and Motor Driver Data Sheet
- DLPA300 DMD Micromirror Driver Data Sheet

11.5 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.6 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

11.7 Trademarks

TI E2E™ is a trademark of Texas Instruments.

DLP® is a registered trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

11.8 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

11.9 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: DLPS244



12.1 Package Option Addendum

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish ⁽³⁾	MSL Peak Temp ⁽³⁾	Op Temp (°C)	Device Marking ⁽⁴⁾ (5)	Samples
DLP801REA0FYV	ACTIVE	CPGA	FYV	350	21	Green	Call TI	NA		See セクション 11.3.	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PRE_PROD Unannounced device, not in production, not available for mass market, nor on the web, samples not available.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device
- (5) Multiple Device markings will be inside parentheses. Only on Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


Product Folder Links: DLP801RE


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


43

English Data Sheet: DLPS244









重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated