

🕳 Order

Now









DRV401-Q1

JAJSCU3-DECEMBER 2016

DRV401-Q1 閉ループ磁気電流センサ用の センサ信号コンディショニング・デバイス

特長 1

Texas

INSTRUMENTS

- 車載アプリケーションに対応
- 下記内容でAEC-Q100認定済み:
 - デバイス温度グレード1:動作時周囲温度範囲 -40°C~+125°C
 - デバイスHBM ESD分類レベル1C
 - デバイスCDM ESD分類レベルC6
- 単一の5V電源
- 電力出力: Hブリッジ
- 誘導性負荷を駆動するための設計
- 非常に優れたDC精度
- 広いシステム帯域幅
- 高分解能と低い温度ドリフト係数
- 消磁システム内蔵
- 広範なフォルト検出機能
- 外付けの大電力ドライバのオプション
- 小さな占有面積
- 2 アプリケーション
- 重載
- 車載用アプリケーションでのモータ制御
- フラックス・ゲートの電流センシング
- 発電機や交流発電機の監視と制御
- 周波数および電圧インバータ
- モータ・ドライブ・コントローラ
- システム消費電力
- 太陽光発電システム

3 概要

DRV401-Q1デバイスは、車載用アプリケーション向けに 完全な認定を受けており、モータ制御ドライブおよびバッ テリ監視システムに適しています。

磁気センサと組み合わせて使用することで、DRV401-Q1 はACおよびDC電流を高精度で監視できます。

プローブ励起、プローブ信号のコンディショニング、信号 ループ・アンプ、補償インダクタ用のHブリッジ・ドライバ、 およびアナログ信号出力段により一次電流に比例した出 力電圧を供給する機能が搭載されています。過負荷およ びフォルト検出と、過渡ノイズの抑制機能があります。

DRV401-Q1デバイスは補償インダクタを直接駆動するこ とも、外部の電力ドライバに接続することもできます。この ため、DRV401-Q1をセンサと組み合わせて、小電流から 大電流までを測定できます。

最高の精度を維持するため、DRV401-Q1は電源オン時 およびオンデマンドでセンサの消磁(デガウス)を行いま す。

製品情報⁽¹⁾

	344 66 113 116	
型番	パッケージ	本体サイズ (typ)
DRV401-Q1	VQFN-20	5.00mm×5.00mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末 尾にある注文情報を参照してください。



閉ループの磁気センシング



TEXAS INSTRUMENTS

www.ti.com

目次

1	特長		1
2	アプ	リケーション	1
3	概要	<u>.</u>	1
4	改訂	魇歴	2
5	Pin	Configuration and Functions	3
6	Spe	cifications	4
	6.1	Absolute Maximum Ratings	4
	6.2	ESD Ratings	4
	6.3	Recommended Operating Conditions	4
	6.4	Thermal Information	4
	6.5	Electrical Characteristics	5
	6.6	Typical Characteristics	8
7	Deta	ailed Description	14
	7.1	Overview	14
	7.2	Functional Block Diagram	14
	7.3	Feature Description	15
	7.4	Device Functional Modes	<mark>23</mark>

8	Appli	ication and Implementation	24
	8.1	Application Information	24
	8.2	Typical Application	26
9	Powe	er Supply Recommendations	28
10	Layo	out	29
	10.1	Layout Guidelines	29
	10.2	Layout Example	30
	10.3	Power Dissipation	30
11	デバ	イスおよびドキュメントのサポート	31
	11.1	デバイス・サポート	31
	11.2	ドキュメントのサポート	31
	11.3	ドキュメントの更新通知を受け取る方法	31
	11.4	コミュニティ・リソース	31
	11.5	商標	32
	11.6	静電気放電に関する注意事項	32
	11.7	Glossary	32
12	メカニ	カル、パッケージ、および注文情報	33
	12.1	サーマル・パッド	33

4 改訂履歴

日付	改訂内容	注
2016年12月	*	初版



www.ti.com

5 Pin Configuration and Functions



Pin Functions

PIN		1/0	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
CCdiag	13	I	Control input for wire-break detection: high = enable	
DEMAG	2	I	Control input; See the <i>Demagnetization</i> section.	
ERROR	1	0	Error flag: open-drain output. See the Error Conditions section.	
GAIN	3	I	Control input for open-loop gain: low = normal, high = -8 dB	
GND1	17	_	Ground connection	
GND2	9	_	Ground connection. Connect to GND1.	
IA _{IN1}	8	I	Inverting input of differential amplifier	
IA _{IN2}	7	I	Noninverting input of differential amplifier	
I _{COMP1}	11	0	Output 1 of compensation coil driver	
I _{COMP2}	10	0	Output 2 of compensation coil driver	
IS1	18	I/O	Probe connection 1	
IS2	16	I/O	Probe connection 2	
OVER- RANGE	14	0	Open-drain output for overrange indication: low = overrange	
PWM	19	0	PWM output from probe circuit (inverted)	
PWM	20	0	PWM output from probe circuit	
REFOUT	4	0	Output for internal 2.5-V reference voltage	
REF _{IN}	5	I	Input for zero reference to differential amplifier	
Thermal pad	_	_	Exposed thermal pad. Connect to GND1.	
V _{DD1}	15	_	Supply voltage	
V _{DD2}	12	_	Supply voltage. Connect to V _{DD1} .	
V _{OUT}	6	0	Output for differential amplifier	

www.ti.com

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted).⁽¹⁾

		MIN	MAX	UNIT
Valtage	Supply voltage		7	
vollage	Signal input pin	-0.5	V _{DD} + 0.5	V
Differential amplifier	Signal input pin	-10	10	
	Signal input pin, IS1 and IS2	-75	75	
Current	Pins other than IS1 and IS2	-25	25	mA
	I _{COMP} short circuit	0	250	
	Operating, T _A	-50	150	
Temperature	Junction, T _J		150	°C
	Storage, T _{sta}	-55	150	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

				VALUE	UNIT
		Human bady model (HPM), par AEC Q100 002 $^{(1)}$	Pins IA _{IN1} and IA _{IN2}	±1000	
., Electrost	Electrostatic		All other pins	±5000	N/
V(ESD)	discharge	harge	All pins	±1000	V
		Charged-device model (CDIVI), per AEC Q100-011	Corner pins	±1000	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
Power supply voltage, V _{DD1} , V _{DD2}	4.5	5	5.5	V
Specified temperature range	-40	25	+125	°C

6.4 Thermal Information

over operating free-air temperature range (unless otherwise noted)

		DRV401-Q1	
	THERMAL METRIC ⁽¹⁾	RGW (VQFN)	UNIT
		20 PINS	
$R_{ hetaJA}$	Junction-to-ambient thermal resistance	34.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	22.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	12.1	°C/W
ΨJT	Junction-to-top characterization parameter	0.3	°C/W
Ψјв	Junction-to-board characterization parameter	12.0	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	3.5	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

at $T_A = 25^{\circ}C$ and $V_{DD1} = V_{DD2} = 5 V$ with external 100-kHz filter bandwidth (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIFFERE	NTIAL AMPLIFIER					
V _{OS}	Offset voltage, RTO ⁽¹⁾⁽²⁾			±0.01	±0.1	mV
dV _{OS} /dT	Offset voltage drift, RTO ⁽²⁾			±0.1	±1	µV/°C
CMRR	Offset voltage vs common-mode, RTO			±50	±250	μV/V
PSRR	Offset voltage vs power supply, RTO	$\begin{array}{l} R_L = 10 \; k\Omega \; \text{to} \; 2.5 \; V \\ V_{REFIN} = 2.5 \; V \\ V_{REF} \; \text{not included} \end{array}$		±4	±50	μV/V
SIGNAL I	NPUT					
	Common-mode voltage range	R_L = 10 kΩ to 2.5 V V _{REFIN} = 2.5 V	-1		(V _{DD}) + 1	V
SIGNAL O	OUTPUT					
	Signal overrange indication (OVER-RANGE), delay ⁽²⁾			2.5 to 3.5		μs
	Voltage output swing from negative rail ⁽²⁾ , OVER-RANGE trip level	$\begin{array}{l} R_{L} = 10 \; k\Omega \; \text{to} \; 2.5 \; V \\ V_{REFIN} = 2.5 \; V \\ I = 2.5 \; mA, \; CMP \; trip \; level \end{array}$		48	85	mV
	Voltage output swing from positive rail ⁽²⁾ , OVER-RANGE trip level	$ \begin{array}{l} R_L = 10 \; k\Omega \; \text{to} \; 2.5 \; V \\ V_{REFIN} = 2.5 \; V \\ I = -2.5 \; mA, \; CMP \; trip \; level \end{array} $	V _{DD} – 85	V _{DD} – 48		mV
	Short circuit current ⁽²⁾	$ \begin{array}{l} R_L = 10 \; k\Omega \; to \; 2.5 \; V \\ V_{REFIN} = 2.5 \; V \\ V_{OUT} \; connected \; to \; GND \end{array} $		-18		mA
ISC		$ \begin{array}{l} R_L = 10 \; k\Omega \; to \; 2.5 \; V \\ V_{REFIN} = 2.5 \; V \\ V_{OUT} \; connected \; to \; V_{DD} \end{array} $		20		mA
	Gain, V _{OUT} /V _{IN_DIFF}			4		V/V
	Gain error			±0.02%	±0.3%	
	Gain error drift			±0.1		ppm/°C
	Linearity error	$V_{REFIN} = 2.5 V$ $R_L = 1 k\Omega$		10		ppm
FREQUE	NCY RESPONSE					
BW _{-3 dB}	Bandwidth ⁽²⁾			2		MHz
SR	Slew rate ⁽²⁾	$\begin{array}{l} R_{L} = 10 \; k\Omega \; \mathrm{to} \; 2.5 \; V \\ V_{REFIN} = 2.5 \; V \\ CMVR = -1 \; V \; \mathrm{to} \; 4 \; V \end{array}$		6.5		V/µs

Parameter value referred-to-output (RTO).
θ_{JP} = 接合部からパッドへの熱抵抗

www.ti.com

Electrical Characteristics (continued)

at	$T_{\Lambda} = 25^{\circ}C$ and $V_{DD1} =$	$V_{DD2} = 5 V$ with	external 100-kHz filter	r bandwidth (un	less otherwise noted)
u	$I_A = 2000 \text{ and } V_{1001} =$	$-v_{1}v_{2} - 0 + v_{1}v_{1}$		i bunuwiun (un	

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Settling time, large-signal ⁽²⁾			0.9		μs
۱S	Settling time ⁽²⁾			14		μs
INPUT R	ESISTANCE					
	Differential	R_{L} = 10 k Ω to 2.5 V V_{REFIN} = 2.5 V	16.5	20	23.5	kΩ
	Common-mode	R_L = 10 kΩ to 2.5 V V _{REFIN} = 2.5 V	41	50	59	kΩ
	External reference input	R_L = 10 kΩ to 2.5 V V _{REFIN} = 2.5 V	41	50	59	kΩ
NOISE						
e _n	Output voltage noise density, $RTO^{(2)}$	$\label{eq:RL} \begin{array}{l} R_{L} = 10 \; k\Omega \; \text{to} \; 2.5 \; V \\ V_{REFIN} = 2.5 \; V \\ f = 1 \; kHz, \; \text{compensation loop disabled} \end{array}$		170		nV/√Hz
COMPEN	NSATION LOOP					
DC STA	BILITY					
	Offset error ⁽³⁾	Probe f = 250 kHz, R _{LOAD} = 20 Ω , deviation from 50% PWM, pin gain = L		0.03%		
	Offset error drift ⁽²⁾	Probe f = 250 kHz, R_{LOAD} = 20 Ω , deviation from 50% PWM, pin gain = L, T_A = -40°C to 125°C		7.5		ppm/°C
	Gain ⁽²⁾	Probe f = 250 kHz, R_{LOAD} = 20 Ω , pin gain = L, $ V_{ICOMP1} - V_{ICOMP2} $	-200	25	200	ppm/V
PSRR	Power-supply rejection ratio	Probe f = 250 kHz, R_{LOAD} = 20 Ω		500		ppm/V
FREQUE	ENCY RESPONSE					
	Open-loop gain	Probe f = 250 kHz, R_{LOAD} = 20 Ω , two modes, 7.8 kHz		24/32		dB
PROBE	COIL LOOP					
	Input voltage clamp range	Field probe current < 50 mA	–0.7 to V _{DD} + 0.7	V		
R _{HIGH}	Internal resistor, IS1 or IS2 to V_{DD1}		47	59	71	Ω
R _{LOW}	Internal resistor, IS1 or IS2 to GND1 ⁽²⁾		60	75	90	Ω
	Resistance mismatch between IS1 and IS2 $^{\rm (2)}$	ppm of R _{HIGH} + R _{LOW}		300	1500	ppm
	Total input resistance	$T_A = -40^{\circ}C$ to 125°C I _{COMP} = 0 mA		134	200	Ω
	Comparator threshold current		22	28	34	mA
	Minimum probe loop half-cycle ⁽²⁾		250	280	310	ns
	Probe loop minimum frequency		250			kHz
	No oscillation detect (error) suppression			35		μs
COMPE	NSATION COIL DRIVER, H-BRIDGE					
	Peak current ⁽²⁾	$V_{ICOMP1} - V_{ICOMP2} = 4 V_{PP}$ $T_A = -40^{\circ}C \text{ to } 125^{\circ}C$ $I_{COMP} = 0 \text{ mA}$		250		mA
	Voltage swing	20-Ω load	4.2			V _{PP}

(3) For VAC sensors, 0.2% of PWM offset approximately corresponds to 10-mA primary current per offset per winding.



Electrical Characteristics (continued)

at $T_A = 25^{\circ}C$ and $V_{DD1} = V_{DD2} = 5 V$ with ex	ternal 100-kHz filter bandwidth (unless	otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OCM}	Output common-mode voltage			V _{DD2} / 2		V
	Wire break detect, threshold current ⁽⁴⁾			33	57	mA
VOLTA	GE REFERENCE	+ +				
	Voltage ⁽²⁾	No load	2.495	2.5	2.505	V
	Voltage drift ⁽²⁾	No load, $T_A = -40^{\circ}C$ to $125^{\circ}C$ $I_{COMP} = 0$ mA		±5	±50	ppm/°C
PSRR	Power-supply rejection ratio ⁽²⁾			±15	±200	μV/V
	Load regulation ⁽²⁾	Load to GND and V_{DD} dI = 0 mA to 5 mA		0.15		mV/mA
	Chart sinevit sumant	REF _{OUT} connected to V _{DD}		20		mA
ISC	Short-circuit current	REF _{OUT} connected to GND		-18		mA
DEMAG	NETIZATION					
	Duration	At $T_A = -40^{\circ}$ C to 125°C $I_{COMP} = 0$ mA; see the <i>Demagnetization</i> section		106	130	ms
DIGITAL	_ 1/O					
LOGIC I	NPUTS (DEMAG, GAIN, and CCdia	g PINS)				
	Pull-up high current (CCdiag)	CMOS-type levels, $3.5 < V_{IN} < V_{DD}$		160		μΑ
	Pull-up low current (CCdiag)	CMOS-type levels, $0 < V_{IN} < 1.5$		5		μA
	Logic input leakage current	CMOS-type levels, $0 < V_{IN} < V_{DD}$		0.01		μΑ
	Logic level, input: L/H	CMOS-type levels		2.1/2.8		
	Hysteresis	CMOS-type levels		0.7		
OUTPU	TS (ERROR AND OVER-RANGE PIN	IS)				
	Logic level, output: L	4-mA sink		0.3		V
	Logic level, input: H			No internal pull-up		
OUTPU	TS (PWM AND PWM PINS)					
	Logic level L	Push-pull type, 4-mA sink		0.2		V
	Logic level H	Push-pull type, 4-mA source		V _{DD} - 0.4		V
POWER	SUPPLY					
V_{DD}	Specified voltage range	$T_A = -40^{\circ}C$ to $125^{\circ}C$ $I_{COMP} = 0$ mA	4.5	5	5.5	V
V _{RST}	Power-on reset threshold			1.8		V
l _Q	Quiescent current [I(V _{DD1}) + I(V _{DD2})]	$I_{COMP} = 0$ mA, sensor not connected			6.8	mA
	Brownout voltage level			4		V
	Brownout indication delay			135		μs
TEMPE	RATURE RANGE					
TJ	Specified range		-40		125	°C
TJ	Operating range		-50		150	°C

(4) See the Compensation Driver subsection in the Detailed Description section.

DRV401-Q1 JAJSCU3 – DECEMBER 2016 STRUMENTS www.tij.co.jp

XAS

6.6 Typical Characteristics

at $T_A = 25^{\circ}C$ and $V_{DD1} = V_{DD2} = 5 V$ with external 100-kHz filter bandwidth, (unless otherwise noted)





Typical Characteristics (continued)



at $T_A = 25^{\circ}C$ and $V_{DD1} = V_{DD2} = 5 V$ with external 100-kHz filter bandwidth, (unless otherwise noted)

DRV401-Q1 JAJSCU3 – DECEMBER 2016 TEXAS INSTRUMENTS

www.tij.co.jp

Typical Characteristics (continued)

at T_A = 25°C and V_{DD1} = V_{DD2} = 5 V with external 100-kHz filter bandwidth, (unless otherwise noted)





Typical Characteristics (continued)





DRV401-Q1 JAJSCU3-DECEMBER 2016

STRUMENTS

EXAS

Typical Characteristics (continued)

at T_A = 25°C and V_{DD1} = V_{DD2} = 5 V with external 100-kHz filter bandwidth, (unless otherwise noted)





Typical Characteristics (continued)

at T_A = 25°C and V_{DD1} = V_{DD2} = 5 V with external 100-kHz filter bandwidth, (unless otherwise noted)





7 Detailed Description

7.1 Overview

Closed-loop current sensors measure current over wide frequency ranges, including dc. These types of devices offer a contact-free method, as well as excellent galvanic isolation performance combined with high resolution, accuracy, and reliability. The DRV401-Q1 is a complete sensor signal conditioning circuit that directly connects to the current sensor, providing all necessary functions for the sensor operation.

7.2 Functional Block Diagram





7.3 Feature Description

The DRV401-Q1 operates from a single 5-V supply. The DRV401-Q1 is a complete sensor signal conditioning circuit that directly connects to the current sensor, providing all necessary functions for the sensor operation. The DRV401-Q1 device provides magnetic field probe excitation, signal conditioning, and compensation coil driver amplification. In addition, the device detects error conditions and handles overload situations. A precise differential amplifier allows translation of the compensation current into an output voltage using a small shunt resistor. A buffered voltage reference is used for comparator, analog-to-digital converter (ADC), or bipolar zero reference voltages.

Dynamic error correction ensures high dc precision over temperature and long-term accuracy. The DRV401-Q1 uses analog signal conditioning, and the internal loop filter and integrator are switched capacitor-based circuits. Therefore, the DRV401-Q1 device allows combination with high-precision sensors for exceptional accuracy and resolution.

A demagnetization cycle initiates on demand or on power-up. The cycle reduces offset and restores high performance after a strong overload condition. An internal clock and counter logic generate the degauss function. The same clock controls power-up, overload detection and recovery, error, and time-out conditions.

The DRV401-Q1 device is built on a highly reliable CMOS process. Unique protection cells at critical connections enable the design to handle inductive energy.

7.3.1 Magnetic Probe (Sensor) Interface

The magnetic field probe consists of an inductor wound on a soft magnetic core. The probe is connected between pins IS1 and IS2 of the probe driver that applies approximately 5 V (the supply voltage) through resistors across the probe coil, as shown in $\boxed{2}$ 36.

Typically, the probe core reaches saturation at a current of 28 mA, as shown in \boxtimes 36. The comparator is connected to V_{REF} by approximately 0.5 V. A current comparator detects the saturation and inverts the excitation voltage polarity, causing the probe circuit to oscillate in a frequency range of 250 kHz to 550 kHz. The oscillating frequency is a function of the magnetic properties of the probe core and the coil.



NOTE: MOS components function as switches only. Copyright © 2016, Texas Instruments Incorporated

The probe is connected between S1 and S2.

図 36. Magnetic Probe, Hysteresis, and Duty Cycle: Simplified Probe Circuit

The current rise rate is a function of the coil inductance: $dl = L \times V \times dT$. However, the inductance of the field probe is low while the core material is in saturation (the horizontal part of the hysteresis curve) and is high at the vertical part of the hysteresis curve. The resulting inductance and the series resistance determine the output voltage and current versus time performance characteristic.



Feature Description (continued)

Without external magnetic influence, the duty cycle is exactly 50% because of the inherent symmetry of the magnetic hysteresis; the probe inductor is driven from -B saturation through the high inductance range to +B saturation and back again in a time-symmetric manner, as shown in \mathbb{X} 37.



Without an external magnetic field, the hysteresis curve is symmetrical and the probe loop generates 50% duty cycle.

2 37. Magnetic Probe, Hysteresis, and Duty Cycle: No External Magnetic Field



Feature Description (continued)

If the core material is magnetized in one direction, a long and a short charge time result because the probe current through the inductors generates a field that subtracts or adds to the flux in the probe core, driving the probe core out of saturation or further into saturation, as shown in \mathbb{X} 38. The current into the probe is limited by the voltage drops across the probe driver resistors.



An external magnetic flux (H) generated from the primary current (I_{PRIM}) shifts the hysteresis curve of the magnetic field probe in the H-axis and the probe loop generates a nonsymmetrical duty cycle.

図 38. Magnetic Probe, Hysteresis, and Duty Cycle With External Magnetic Field

The DRV401-Q1 device continuously monitors the logic magnetic flux polarity state. In the case of distortion noise and excessive overload that can fully saturate the probe, the overload control circuit recovers the probe loop. During an overload condition, the probe oscillation frequency increases to approximately 1.6 MHz until limited by the internal timing control.

In an overload condition, the compensation current (I_{COMP}) driver cannot deliver enough current into the sensor secondary winding, so the magnetic flux in the sensor main core becomes uncompensated.



Feature Description (continued)

The transition from normal operation to overload happens slowly because the inherent sensor transformer characteristics induce the initial primary current step, as shown in 🛛 39. As the transformer-induced secondary current starts to decay, the compensation feedback driver increases the output voltage to maintain the sensor core flux compensation at zero.



A current pulse of 0 A to 18 A (channel 1) generates the two I_{COMP} signals (channel 3 and channel 4). Channel 2 shows the resulting output signal (V_{OUT}). This test uses the M4645-X030 sensor with no bandwidth limitation, and a 20-sample average.

39. Primary Current Step Response

When the system compensation loop reaches the driving limit, the rising magnetic flux causes one of the probe pulse-width modulator (PWM) half-periods to become shorter. The minimum half-period of the probe oscillation is limited by the internal timing to 280 ns, based on the properties of the VAC magnetic sensors. After three consecutive cycles of the same half-period being shorter than 280 ns, the DRV401-Q1 device enters overload-latch mode. The device stores the I_{COMP} driver output signal polarity and continues producing the skewed-duty cycle PWM signal. This action prevents the loss of compensation signal polarity information during strong overloads. In this case, both PWM half-periods are short and approximately equal, because the field probe stays completely in one of the saturated regions.

The overload-latch condition is removed after the primary current goes low enough for the I_{COMP} driver to compensate, and both half-periods of the probe driver oscillation become longer than 280 ns (the field probe comes out of the saturated region).

Peak voltages and currents generate during normal operations and overload conditions. Both probe connection pins are internally protected against coupled energy from the magnetic core. Wiring between probe and device inputs must be short and guarded against interference, as shown in the *Layout Guidelines* section.

For reliable operation, error detection circuits monitor the probe operation:

- If the probe driver comparator (CMP) output stays low longer than 32 μs, the ERROR flag asserts active, and the compensation current (I_{COMP}) is set to zero.
- 2. If the probe driver period is less than 275 ns on three consecutive pulses, the ERROR flag asserts active.

See the Error Conditions section for more details.

7.3.2 PWM Processing

The PWM and PWM outputs represent the probe output signal as a differential PWM signal. The signal drives external circuitry and is used for synchronous ripple reduction. The PWM signal from the probe excitation and sense stage is internally connected to a high-performance, switched-capacitor integrator followed by an integrating-differentiating filter. The filter converts the PWM signal into a filtered delta signal and prepares the PWM signal to drive the analog compensation coil driver. The gain roll-off frequency of the filter stage provides high dc gain and loop stability. If additional gain is added from external circuitry, the internal gain is reduced by 8 dB, which asserts the GAIN pin high, as shown in the *External Compensation Coil Driver* section.



www.tii.co.ip

Feature Description (continued)

7.3.3 Compensation Driver

stage offers high signal voltages to overcome the wire resistance of the coil with a 5-V supply. The compensation coil is connected between I_{COMP1} and I_{COMP2}, generating an analog voltage across the coil (shown in 2 39) that turns into current from the wire resistance (and eventually from the inductance). The compensation current represents the primary current transformed by the turns ratio. A shunt resistor is connected in this loop and the high-precision difference amplifier translates the voltage from the shunt to an output voltage.

Both compensation driver outputs provide low impedance over a wide frequency range to ensure smooth transitions between the closed-loop compensation frequency range and the high-frequency range, where the primary winding directly couples the primary current into the compensation coil at a rate set by the winding ratio.

The two compensation driver outputs are designed with protection circuitry to handle inductive energy. However, additional external protection diodes may be necessary for high-current sensors.

For reliable operation, a wire break in the compensation circuit can be detected. If the feedback loop is broken, the integrating filter drives the I_{COMP1} and I_{COMP2} outputs to the opposite rails. With one of these pins coming within 300 mV to ground, a comparator tests for a minimum current flowing between I_{COMP1} and I_{COMP2}. If the current stays below the threshold current level for a minimum of 100 µs, the ERROR pin is asserted active (low). The threshold current level for the test is less than 57 mA at 25°C and 65 mA at −40°C if the I_{COMP} pins are fully railed, as shown in the Typical Characteristics section.

For sensors with high winding resistance (compensation coil resistance + R_{SHUNT}) or that are connected to an external compensation driver, this function must be disabled by pulling the CC diag pin low, as shown in \pm 1:

$$R_{MAX} = \frac{V_{OUT}}{65 \text{ mA}}$$

where:

- V_{OUT} equals the peak voltage between I_{COMP1} and I_{COMP2} at a 65-mA drive current; and
- R_{MAX} equals the sum of the coil and the shunt resistance

7.3.4 External Compensation Coil Driver

An external driver for the compensation coil connects to the I_{COMP1} and I_{COMP2} outputs. To prevent a wire break indication, CCdiag must be asserted low.

An external driver provides a higher drive voltage and more drive current. The driver moves the power dissipation to the external transistors, thereby allowing a higher winding resistance in the compensation coil and more current. 240 shows a block diagram of an external compensation coil driver. To drive the buffer, one or both of the I_{COMP} outputs may be used. Note, however, that the additional voltage gain can cause instability of the loop. Therefore, the internal gain may be reduced by approximately 8 dB by asserting the GAIN pin high. R_{SHUNT} is connected to GND to allow for a single-ended external compensation driver. The differential amplifier continues to sense the voltage, and is used for the gain and over-range comparator or ERROR flag.



Copyright © 2016, Texas Instruments Incorporated

図 40. DRV401-Q1 with External Compensation Coil Driver and R_{SHUNT} Connected to GND

(1)



Feature Description (continued)

7.3.5 Shunt Sense Amplifier

The differential (H-bridge) driver arrangement for the compensation coil requires a differential sense amplifier for the shunt voltage. This differential amplifier offers wide bandwidth and a high slew rate for fast current sensors. Excellent dc stability and accuracy result from an auto-zero technique. The voltage gain is 4 V/V, set by precisely matched and stable internal SiCr resistors.

7.3.6 Over-Range Comparator

High peak current can overload the differential amplifier connected to the shunt. The OVER-RANGE pin, an open-drain output, indicates an over-voltage condition for the differential amplifier by pulling low. The output of this flag is suppressed for 3 μ s, preventing unwanted triggering from transients and noise. This pin returns to high when the overload condition is removed (an external pull-up is required to return the pin high).

This ERROR flag provides a warning about a signal clipping condition, but is also a window comparator output for actively shutting off circuits in the system. The value of the shunt resistor defines the operating window for the current. The value of the shunt resistor sets the ratio between the nominal signal and the trip level of the over-range flag. The trip current of this window comparator is calculated using the following example:

With a 5-V supply, the output voltage swing is approximately ±2.45 V (load and supply voltage-dependent).

The gain of 4 V/V allows an input swing of ±0.6125 V.

Thus, the clipping current is $I_{MAX} = 0.6125 \text{ V} / R_{SHUNT}$.

See 🛛 10.

The over-range condition is internally detected when the amplifier exceeds the linear operating range, not merely as a set voltage level. Therefore, the error or the over-range comparator level is reliably indicated in fault conditions such as output shorts, low load or low supply conditions. The flag is activated when the output cannot drive the voltage higher. The configuration is a safety improvement over a voltage level comparator.

注

The internal resistance of the compensation coil may prevent high compensation current from flowing because of I_{COMP} driver overload. Therefore, the differential amplifier may not overload with this current. However, a fast rate of change of the primary current would be transmitted through transformer action and safely trigger the overload flag.



7.3.7 Voltage Reference

The precision 2.5-V reference circuit offers low drift (typically 10 ppm/K), used for internal biasing, and connects to the REF_{OUT} pin. The circuit is intended as the reference point of the output signal to allow a bipolar signal around it. The output is buffered for low impedance and tolerates sink and source currents of ± 5 mA. Capacitive loads may be directly connected, but generate ringing on fast load transients. A small series resistor of a few ohms improves the response, especially for a capacitive load in the range of 1 µF. 🛛 41 illustrates this circuit configuration and the transient load regulation with 1-nF direct load.

The reference source is part of the integrated circuit and referenced to GND2. Large current pulses driving the compensation coil generates a voltage drop in the GND connection that may add on to the reference voltage. Therefore, a low impedance GND layout is critical to handle the currents and the high bandwidth of the device.



図 41. Pulse Response: Test Circuit and Scope Shot of Reference

7.3.8 Demagnetization

Iron cores are not immune to residual (remanence) magnetism. The residual remanence produces a signal offset error, especially after strong current overload, which goes along with high magnetic field density. Therefore, the DRV401-Q1 device includes a signal generator for a demagnetization cycle. The digital control pin, DEMAG, starts the cycle on demand after the pin is held high for at least 25.6 μ s. Shorter pulses are ignored. The cycle lasts for approximately 110 ms. During this time, the ERROR flag is asserted low to indicate that the output is not valid. When DEMAG is high during power-on, a demagnetization cycle immediately initiates (12 μ s) after power-on (V_{DD} > 4 V). Holding DEMAG low avoids this cycle at power-up. See the *Power-On and Brownout* section for more information.

The probe circuit is in normal operation and oscillates during the demagnetization cycle. The PWM and PWM outputs are active accordingly.

A demagnetization cycle can be aborted by pulling DEMAG low, filtered by 25 μ s to ignore glitches, as shown in 46. In a typical circuit, the DEMAG pin may be connected to the positive supply, which enables a degauss cycle every time the unit is powered on.

The degauss cycle is based on an internal clock and counter logic. The maximum current is limited by the resistance of the connected coil in series with the shunt resistor. The DEMAG logic input requires a 5-V, CMOS-compatible signal.



7.3.9 Power-On and Brownout

Power-on is detected with the supply voltage going higher than 4 V at V_{DD1} . When DEMAG is high, a degauss cycle is started, as shown in 🛛 46 through 🖾 49. During this time the ERROR flag remains low, indicating the *not ready* condition. Maintaining DEMAG low prevents this cycle, and the DRV401-Q1 device starts operation approximately 32 μ s after power-up. If no probe error conditions are detected within four full cycles (that is, the probe half-periods are shorter than 32 μ s and longer than 280 ns), the compensation driver starts and the ERROR pin indicates the ready condition by going high, typically about 42 μ s after power-up.

注 An external pull-up resistor is required to pull the ERROR pin high.

Both supply pins (V_{DD1} and V_{DD2}) must not differ by more than 100 mV for proper device operation. They are normally connected together or separately filtered as shown in *Layout*.

The DRV401-Q1 device tests for low supply voltage with a brownout voltage level of 4 V; proper power conditions must be supplied. Good power-supply and low equivalent series resistance (ESR) bypass capacitors are required to maintain the supply voltage during the large current pulses that the DRV401-Q1 device drives. A critical voltage level is derived from the proper operation of the probe driver. The probe interface relies on a

A critical voltage level is derived from the proper operation of the probe driver. The probe interface relies on a peak current flowing through the probe to trip the comparator. The probe resistance plus the internal resistance of the driver (see *Probe Coil Loop, Internal Resistor* parameters in the *Electrical Characteristics* table) sets the lower limit for the acceptable supply voltage. Voltage drops lasting less than 31 μ s are ignored. The probe error detection activates the ERROR pin when proper oscillation fails for more than 32 μ s.

A low supply voltage condition, or brownout, is detected at 4 V. Short and light voltage drops of less than 100 μ s are ignored, provided the probe circuit continues to operate. If the probe no longer operates, the ERROR pin goes active. Signal overload recovery is only provided if the probe loop was not discontinued.

A supply drop lasting longer than 100 μ s generates power-on reset. A voltage dip down to 1.8 V (for V_{DD1}) initiates a power-on reset.

7.3.10 Error Conditions

In addition to the overrange flag that indicates signal clipping in the output amplifier (differential amplifier), a system error flag is provided. The ERROR flag indicates conditions when the output voltage does not represent the primary current. The ERROR flag is active during a demagnetization cycle, power-fail, or brownout. The ERROR flag becomes active with an open or short-circuit in the probe loop. When the error condition is no longer present and the circuit returns to normal operation, the flag resets.

The ERROR and overrange flags are open-drain logic outputs. The flags connect together for a wired-OR and require an external pull-up resistor for proper operation.

The following conditions result in ERROR flag activation (ERROR asserts low):

- The probe comparator stays low for more than 32 μs. This condition occurs if the probe coil connection is open or if the supply voltage dips to the level where the required saturation current cannot be reached. During the 32-μs timeout, the I_{COMP} driver remains active but goes inactive thereafter. In case of recovery, ERROR is low and the I_{COMP} driver remains in reset for another 3.3 ms.
- 2. The probe driver pulse-width is less than 280 ns for three consecutive periods. This condition indicates a shorted field probe coil or a fully-saturated sensor at start-up. If this condition persists longer than 25 μ s and then recovers, the ERROR flag remains low and I_{COMP} is in reset for another 3.3 ms. If the condition lasts less than 25 μ s, the ERROR flag recovers immediately and the I_{COMP} driver is not interrupted.
- During demagnetization, if the cycle is aborted early by pulling DEMAG low, the ERROR flag stays low for another 3.3 ms (I_{COMP} is disabled during this time).
- 4. An open compensation coil is detected (longer than 100 μs). This condition indicates that not enough current is flowing in the I_{COMP} driver output; this condition may be the result of a high-resistance compensation coil or the connection of an external driver. Detection of this condition can be disabled by setting the CCdiag pin low.



注

The probe driver, the PWM signal filter, and the I_{COMP} driver continue to function in normal mode. Only the ERROR flag is asserted in the case when an open compensation coil is detected.

- 5. At power-on after V_{DD1} crosses the 4-V threshold, the ERROR flag is low for approximately 42 μ s.
- 6. A supply voltage low (brownout) condition lasts longer than 100 μs. Recovery is the same as power-up, with or without a demagnetization cycle.

7.3.11 Protection Recommendations

The I_{AIN1} and I_{AIN2} inputs require external protection to limit the voltage swing beyond 10 V of the supply voltage. The driver outputs I_{COMP1} and I_{COMP2} handles high current pulses protected by internal clamp circuits to the supply voltage. If repeated overcurrents of large magnitudes are expected, connect external Schottky diodes to the supply rails. This external protection prevents current flowing into the die.

The IS1 and IS2 probe connections are protected with diode clamps to the supply rails. In normal applications, no external protection is required. The maximum current must be limited to ±75 mA.

All other pins offer standard protection. See the Absolute Maximum Ratings table for more information.

7.4 Device Functional Modes

The DRV401-Q1 has a single functional mode and is operational when the power supply voltages, V_{DD1} and V_{DD2} , are between 4.5 V and 5.5 V. For unusual operating conditions where a brownout condition may occur the DRV401-Q1 may perform a power-on reset. See the *Power-On and Brownout* section for a complete description of operation during a brownout.

8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Functional Principle of Closed-Loop Current Sensors with Magnetic Probe Using the DRV401-Q1 Device

Closed-loop current sensors measure current over wide frequency ranges, including dc. These types of devices offer a contact-free method and an excellent galvanic isolation performance combined with high resolution, accuracy, and reliability.

At dc and in low-frequency ranges, the magnetic field induced from the current in the primary winding is compensated by a current flowing through a compensation winding. A magnetic field probe, located in the magnetic core loop, detects the magnetic flux. This probe delivers the signal to the amplifier that drives the current through the compensation coil, bringing the magnetic flux back to zero. This compensation current is proportional to the primary current, relative to the winding ratio.

In higher-frequency ranges, the compensation winding acts as the secondary winding in the current transformer, while the H-bridge compensation driver is rolled off and provides low output impedance.

A difference amplifier senses the voltage across a small shunt resistor that is connected to the compensation loop. This difference amplifier generates the output voltage that is referenced to REF_{IN} and is proportional to the primary current. The *Functional Block Diagram* shows the DRV401-Q1 device used as a compensation current sensor.



Application Information (continued)

8.1.2 Basic Connection

The circuit shown in 🛛 42 offers an example of a fully-connected current sensor system.



図 42. Basic Connection Circuit

The connection example in 🛛 42 illustrates the few external components required for optimal performance. Each component is described in the following list:

- I_P is the primary current to be measured; K₁ and K₂ connect to the compensation coil. S1 and S2 connect to the magnetic field probe. The dots indicate the winding direction on the sensor main core.
- R₁ and R₂ form the shunt resistor R_{SHUNT}. This resistance is split into two to allow for adjustments to the required R_{SHUNT} value. The accuracy and temperature stability of these resistors are part of the final system performance.
- R₃ and R₄, together with C₃ and C₄, form a network that reduces the remaining probe oscillator ripple in the output signal. The component values depend on the sensor type and are tailored for best results. This network is not required for normal operation.

Application Information (continued)

- R₅ is the dummy shunt (R_D) resistor used to restore the symmetry of both differential amplifier inputs. R₅ = 4 × R_{SHUNT}, but the accuracy is less important.
- R₆ and R₇ are pull-up resistors connected to the logic outputs.
- C₁ and C₂ are decoupling capacitors. Use low ESR-type capacitors connected close to the pins. Use low-impedance printed circuit board (PCB) traces, either avoiding vias (plated-through holes) or using multiple vias. A combination of a large (> 1-μF) and a small (< 4.7-nF) capacitor are suggested. When selecting capacitors, make sure to consider the large pulse currents handled from the DRV401-Q1 device.
- D₁ and D₂ are protection diodes for the differential amplifier input. They are only needed if the voltage drop at R_{SHUNT} exceeds 10 V at the maximum possible peak current.

8.2 Typical Application

The differential (H-bridge) driver arrangement for the compensation coil requires a differential sense amplifier for the shunt voltage. This differential amplifier offers wide bandwidth and a high slew rate for fast current sensors. Excellent dc stability and accuracy result from an auto-zero technique. The voltage gain is 4 V/V, set by precisely matched and stable internal SiCr resistors.

Both inputs of the differential amplifier are normally connected to the current shunt resistor. The resistor adds to the internal (10-k Ω) resistor, slightly reducing the gain in this leg. For best common-mode rejection (CMR), a dummy shunt resistor (R₅) is placed in series with the REF_{IN} pin to restore matching of both resistor dividers, as shown in \mathbb{Z} 43.



Copyright © 2016, Texas Instruments Incorporated

 R_5 is a dummy shunt resistor equal to 4 \times R_{SHUNT} to compensate for R_{SHUNT} and provide optimal CMR.

図 43. Internal Difference Amplifier with an Example of a Decoupling Filter

8.2.1 Design Requirements

- Operate from a single 5-V power supply.
- Measure the compensation coil current with a gain = 4 V/V.
- Maximize the gain accuracy.
- Minimize the common-mode error.



www.tij.co.jp



Typical Application (continued)

8.2.2 Detailed Design Procedure

For gains of 4 V/V, \exists 2 shows the calculation:

$$4 = \frac{R_2}{R_1} = \frac{R_4 + R_5}{R_{SHUNT} + R_3}$$

With $R_2 / R_1 = R_4 / R_3 = 4$; $R_5 = R_{SHUNT} \times 4$.

Typically, the gain error resulting from the resistance of R_{SHUNT} is negligible; for 70 dB of common-mode rejection, however, the match of both divider ratios must be better than 1/3000.

The amplifier output may drive close to the supply rails, and is designed to drive the input of a successiveapproximation resistance (SAR)-type ADC; adding an RC low-pass filter stage between the DRV401-Q1 device and the ADC is recommended. This filter limits the signal bandwidth and decouples the high-frequency component of the converter input sampling noise from the amplifier output. For R_F and C_F values, see the specific converter recommendations in the specific product data sheet. Empirical evaluation may be necessary to obtain optimum results.

The output drives 100 pF directly and shows 50% overshoot with approximately 1-nF capacitance. Adding R_F allows much larger capacitive loads, as shown in \boxtimes 44 and \boxtimes 45.

注 Note that with an R_F value of only 20 Ω , the load capacitor must be smaller than 1 nF or larger than 33 nF to avoid overshoot; with an R_F value of 50 Ω , this transient area is avoided.

The reference input (REF_{IN}) is the reference node for the exact output signal (V_{OUT}). Connecting REF_{IN} to the reference output (REF_{OUT}) results in a live zero reference voltage of 2.5 V. Using the same reference for REF_{IN} and the ADC avoids mismatch errors that exist between two reference sources.



8.2.3 Application Curves

(2)



The DRV401-Q operates from a single power supply, nominally 5 V, and must remain between 4.5 V and 5.5 V for normal operation. See ⊠ 46, ⊠ 47, ⊠ 48, and ⊠ 49 for device power-on behavior.



With power-up, the V_{OUT} across the compensation coil centers around half the supply and then starts the cycle after the 4-V threshold is exceeded. The ERROR flag resets to H after the cycle is completed.



V_{DD1}

1

2

3

4 V/div

2 V/div

42 us

V(ERROR)

V(I_{COMP2})

The probe oscillation V(IS1) starts just before ERROR resets—15 µs after the supply voltage crosses the 4-V

threshold. 図 47. Demagnetization and Power-On Timing: Power-Up Without Demagnetization

20 ms/div

V(IS1)

Initial setting upon

closing of feedback loop.

20 ms/div 20 Ms/div 20 Ms/div









The ERROR flag resets to H (as shown) and the output settles back to normal operation.

図 49. Demagnetization and Power-On Timing: Abort of Demagnetization Cycle

10 Layout

10.1 Layout Guidelines

The typical device configuration is shown in 🛛 42. The DRV401-Q1 operates with relatively large currents and fast current pulses, and offers wide-bandwidth performance. The device is often exposed to large distortion energy from the primary signal and the operating environment. Therefore, the wiring layout must provide shielding and low-impedance connections between critical points.

Use low-ESR capacitors for power-supply decoupling. Use a combination of a small capacitor and a large capacitor with a $1-\mu$ F or larger value. Use low-impedance tracks to connect the capacitors to the pins.

Both grounds must be connected to a local ground plane. Both supplies can be connected together; however, best results are achieved with separate decoupling (to the local GND plane) and ferrite beads in series with the main supply. The ferrite beads decouple the DRV401-Q1 device, reducing interaction with other circuits powered from the same supply voltage source.

The reference output is referred to GND2. A low-impedance, star-type connection is required to avoid the driver current and the probe current modulating the voltage drop on the ground track.

The connection wires of the difference amplifier to the shunt must be low resistance and of equal length. For best accuracy, avoid current in this connection. Consider using a Kelvin Contact-type connection. The required resistance value may be set using two resistors.

Wires and PCB traces for S1 and S2 must be close or twisted. I_{COMP1} and I_{COMP2} must be wired close together. To avoid capacitive coupling, run a ground shield between the S1/S2 and I_{COMP} wire pair or keep them distant from each other.

The compensation driver outputs (I_{COMP}) are low frequency only. However, the primary signal (with high-frequency content present) is coupled into the compensation winding, the shunt, and the difference amplifier. TI recommends a careful layout.

The REF_{OUT} and V_{OUT} output drives some capacitive loads, but avoid large direct capacitive loads; these loads increase internal pulse currents. Given the wide bandwidth of the differential amplifier, isolate any large capacitive load with a small series resistor. A small capacitor (in the pF range) improves the transient response on a high resistive load.

The exposed thermal pad on the bottom of the package must be soldered to GND because the thermal pad is internally connected to the substrate, which must be connected to the most negative potential. Solder the exposed pad to the PCB to provide structural integrity and long-term reliability.



10.2 Layout Example



図 50. DRV401-Q1 Layout Example (RGW Package)

10.3 Power Dissipation

Using the thermally-enhanced VQFN package dramatically reduces the thermal impedance from junction to case. This package is constructed using a down-set lead frame that the die is mounted on. This arrangement results in the lead frame exposed as a thermal pad on the underside of the package. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.

The two outputs (I_{COMP1} and I_{COMP2}) are linear outputs. Therefore, the power dissipation on each output is proportional to the current multiplied by the internal voltage drop on the active transistor. For I_{COMP1} and I_{COMP2} , this internal voltage drop is the voltage drop to V_{DD2} or GND, according to the current-conducting side of the output.

Output short-circuits are particularly critical for the driver because the full supply voltage can be seen across the conducting transistor, and the current is not limited by anything other than the current density limitation of the FET. Permanent damage to the device may occur.

The DRV401-Q1 does not include temperature protection or thermal shutdown.



11 デバイスおよびドキュメントのサポート

11.1 デバイス・サポート

11.1.1 開発サポート

11.1.1.1 TINA-TI™(無料のダウンロード・ソフトウェア)

TINA™ は、SPICEエンジンをベースにした単純かつ強力な、使いやすい回路シミュレーション・プログラムです。また、 TINA-TIは、TINAソフトウェアの完全な機能を持つ無償バージョンで、パッシブ・モデルとアクティブ・モデルに加えて、マク ロ・モデルのライブラリがプリロードされています。TINA-TIには、SPICEの標準的なDC解析、過渡解析、周波数ドメイン解 析などの全機能に加え、追加の設計機能が搭載されています。

TINA-TIはWEBENCH® Design Centerから無料でダウンロードでき、ユーザーが結果をさまざまな方法でフォーマットできる、広範な後処理機能を備えています。仮想計測器により、入力波形を選択し、回路ノード、電圧、および波形をプローブして、動的なクイック・スタート・ツールを作成できます。

注 これらのファイルを使用するには、TINA ソフトウェア (DesignSoft™製) またはTINA-TIソフトウェ アがインストールされている必要があります。TINA-TIフォルダから、無料のTINA-TIソフトウェアを ダウンロードしてください。

11.1.1.2 TI Precision Designs

TI Precision Designsは、TIの高精度アナログ・アプリケーションの専門家により作成されたアナログ・ソリューションで、多くの有用な回路に関して、動作理論、コンポーネント選択、シミュレーション、完全なPCB回路図とレイアウト、部品表、性能測定結果を提供します。TI Precision Designsは、http://www.ti.com/ww/en/analog/precision-designs/からオンラインで入手できます。

11.1.1.3 WEBENCH® Filter Designer

WEBENCH® Filter Designerは単純で強力な、使いやすいアクティブ・フィルタ設計プログラムです。WEBENCH Filter Designerを使用すると、TIのベンダ・パートナーからのTI製オペアンプやパッシブ・コンポーネントを使用して、最適なフィルタ設計を作成できます。

WEBENCH® Filter Designerは、WEBENCH® Design CenterからWebベースのツールとして利用でき、包括的な複数 段アクティブ・フィルタ・ソリューションをわずか数分で設計、最適化、シミュレーションできます。

11.2 ドキュメントのサポート

11.2.1 関連資料

以下に示すドキュメントはDRV401-Q1デバイスの使用に関連しており、参照用にお勧めします。すべてのドキュメントは、特に記述のない限りwww.ti.comからダウンロードできます。

- 『熱特性が強化されたPowerPADパッケージ』(SLMA002)
- 『クワッド・フラットパック・リード端子なしロジック・パッケージ』(SCBA017)
- 『QFN/SONのPCB実装』(SLUA271)

11.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通 知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の 詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.4 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™オンライン・コミュニティ TIのE2E (Engineer-to-Engineer)コミュニティ。エンジニア間の共同作



コミュニティ・リソース (continued)

業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有 し、アイディアを検討して、問題解決に役立てることができます。

設計サポート TIの設計サポート 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることが できます。技術サポート用の連絡先情報も参照できます。

11.5 商標

E2E is a trademark of Texas Instruments. TINA-TI is a trademark of Texas Instruments, Inc and DesignSoft, Inc. TINA, DesignSoft are trademarks of DesignSoft, Inc. All other trademarks are the property of their respective owners.

11.6 静電気放電に関する注意事項

すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感 であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスに ついて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もありま す。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

12.1 サーマル・パッド

サーマル・パッドが露出しているパッケージは、特に優れた消費電力特性を実現するよう設計されていますが、総合的な放 熱効率には基板のレイアウトが大きく関係します。表1は、露出したサーマル・パッドを持つパッケージを通常のPCBにハン ダ付けしたときの熱抵抗(θ_{JA})を示したものです。これは、『熱特性が強化されたPowerPADパッケージ』(SLMA002)に記載 されているのと同じものです。EIA/JEDEC仕様のJESD51-0から7まで、『QFN/SONのPCB実装』(SLUA271)および『ク ワッド・フラットパック・リード端子なしロジック・パッケージ』(SCBA017)を参照してください。これらのドキュメントは、 www.ti.comでダウンロードできます。

表 1. EIA/JED51-7⁽¹⁾による_{のJA}および_{のJP}の推定値

パラメータ	VQFN
θ_JP	9
無気流での _{0JA}	40
強制気流(150lfm)でのθ _{JA}	38

(1) θ_{JA} = 接合部から周囲への熱抵抗

TIは、サーマル・パッドにできるだけ近い場所で温度を測定することを推奨します。熱インピーダンスθ_{JP}が10℃/W未満と比較的低いため(PCB上の温度テスト・ポイントでは℃/Wが多少増加)、アプリケーションで接合部温度を適切に推定できます。

PCB上のサーマル・パッドには、VQFNパッケージ用のビアが9つ以上存在する必要があります。

コンポーネントの数、配線のレイアウト、層、気流は、放熱性能に多大な影響を及ぼします。適切な熱的条件を保証するには、実稼働環境で、ワーストケースの負荷状況をテストする必要があります。長時間の正常動作を可能にするために、熱ストレスは最小にし、接合部温度が125℃を十分下回るようにしてください。

すべての熱モデルの精度は約20%です。

注



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DRV401AQRGWRQ1	ACTIVE	VQFN	RGW	20	3000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV 401Q	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

RGW 20

5 x 5, 0.65 mm pitch

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





RGW0020A

PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK-NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



RGW0020A

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



RGW0020A

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

TIは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや 設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的に かかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプ リケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載す ることは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを 自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供され ています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありま せん。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated