









DRV8231A JAJSKK9 - NOVEMBER 2021

DRV8231A 電流検出およびレギュレーション内蔵 3.7A ブラシ付き DC モータ ー・ドライバ

1 特長

TEXAS

INSTRUMENTS

- N チャネル、H ブリッジ、ブラシ付き DC モーター・ドラ イバ
- 4.5V~33V の動作電源電圧範囲
- RDS(on)、電圧、電流検出 / レギュレーションのピン互 換バリアント(外部シャント抵抗と内蔵電流ミラー)
 - DRV8870:6.5V~45V、565mΩ、シャント
 - DRV8251:4.5V~48V、450mΩ、シャント
 - DRV8251A:4.5V~48V、450mΩ、ミラー
 - DRV8231:4.5V~33V、600mΩ、シャント
 - DRV8231A:4.5V~33V、600mΩ、ミラー
- 高い出力電流能力:3.7A (ピーク)
- PWM 制御インターフェイス
- 1.8V、3.3V、5Vのロジック入力電圧に対応
- ストール検出および電流レギュレーションのための IPROPI 電流検出機能を内蔵
- 低消費電力のスリープ・モード
 - V_{VM} = 24V、T_J = 25℃で 1µA 未満
- 小さなパッケージと占有面積
 - PowerPAD[™] 付き 8 ピン WSON、 2.0 × 2.0mm
 - PowerPAD[™] 付き8ピン HSOP、4.9×6.0mm
- 保護機能内蔵
 - VM 低電圧誤動作防止 (UVLO)
 - 自動リトライ過電流保護 (OCP)
 - サーマル・シャットダウン (TSD)

2 アプリケーション

- プリンタ
- ロボット掃除機
- 洗濯機/乾燥機
- コーヒーメーカー •
- POS プリンタ
- 電気メーター •
- ATM (現金自動預け払い機)
- 呼吸補助装置
- 外科用機器
- 電動病院用ベッド / ベッド制御
- フィットネス機器

3 概要

DRV8231A デバイスは、N チャネル H ブリッジ、チャー ジ・ポンプ、電流検出フィードバック、電流レギュレーショ ン、保護回路を備えた統合型モーター・ドライバです。チャ ージ・ポンプは、N チャネル MOSFET ハーフ・ブリッジと 100% デューティ・サイクル駆動に対応することで効率を 向上させています。

IPROPI ピンの内部電流ミラー・アーキテクチャは電流検 出およびレギュレーションを実装しています。そのため、大 電力シャント抵抗を使う必要がなく、基板面積を節約しシ ステム・コストを低減できます。 IPROPI 電流検出出力を使 うと、マイクロコントローラはモーターのストールまたは負荷 条件の変化を検出できます。外部電圧リファレンス・ピン (VREF) は、マイクロコントローラからの相互作用なしに、 起動および停止時の電流レギュレーション・スレッショルド を決定します。

低消費電力スリープ・モードは、内部回路の多くをシャット ダウンすることで非常に小さい静止電流を実現します。内 部保護機能には、電源低電圧誤動作防止、出力過電流、 デバイス過熱が含まれます。

DRV8231A は、各種の負荷と電源レールに最小限の設 計変更で対応するため、スケーラブルな RDS(on)と電源電 圧の選択肢を取り揃えたピン互換デバイス・ファミリの一部 です。このファミリのデバイスの詳細は、セクション5をご 覧ください。ポートフォリオ全体については、ti.com のブラ シ付きモーター・ドライバをご覧ください。

製品情報(1)

部品番号	パッケージ	本体サイズ (公称)
	HSOP (8)	4.90mm × 6.00mm
DIV0231A	WSON (8)	2.00mm × 2.00mm

利用可能なすべてのパッケージについては、このデータシートの (1)末尾にある注文情報を参照してください。

概略回路図





英語版のTI製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、 🐼 www.ti.com で閲覧でき、その内容が常に優先されます。 TI では翻訳の正確性および妥当性につきましては一切保証いたしません。 実際の設計などの前には、必ず 最新版の英語版をご参照くださいますようお願いいたします。



Table of Contents

1	特長	1
2	アプリケーション	1
3	概要	1
4	Revision History	2
5	Device Comparison	3
6	Pin Configuration and Functions	3
7	Specifications	1
	7.1 Absolute Maximum Ratings	1
	7.2 ESD Ratings	1
	7.3 Recommended Operating Conditions	1
	7.4 Thermal Information	1
	7.5 Electrical Characteristics	5
	7.6 Typical Characteristics	3
	7.7 Timing Diagrams	3
8	Detailed Description	9
	8.1 Overview	9
	8.2 Functional Block Diagram	9
	8.3 External Components	9
	8.4 Feature Description1	1

8.5 Device Functional Modes	17
8.6 Pin Diagrams	. 18
9 Application and Implementation	. 19
9.1 Application Information	. 19
9.2 Typical Application	. 19
9.3 Current Capability and Thermal Performance	. 26
10 Power Supply Recommendations	32
10.1 Bulk Capacitance	. 32
11 Layout	. 33
11.1 Layout Guidelines	. 33
11.2 Layout Example	. 33
12 Device and Documentation Support	35
12.1 Documentation Support	. 35
12.2 Receiving Notification of Documentation Updates.	35
12.3 Community Resources	35
12.4 Trademarks	. 35
13 Mechanical, Packaging, and Orderable	
Information	. 35

4 Revision History 資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

DATE	REVISION	NOTES
November 2021	*	Initial Release



5 Device Comparison

Device name	Supply voltage (V)	R _{DS(on)} (mΩ)	Current regulation	Current-sense feedback	Overcurrent protection response	Package	Pin-to-pin devices
DRV8870	6.5 to 45	565	External Shunt External Resistor Amplifier		Automatic Retry	HSOP (4.9x6)	
DRV8251	4.5 to 48	450			Latched Disable	HSOP (4.9x6)	DRV8870, DRV8251
DRV8231	4.5 to 33	600			Automatic Retry	HSOP (4.9x6) WSON (2x2)	DRV8231
DRV8251A	4.5 to 48	450			Automatic Retry	HSOP (4.9x6)	
DRV8231A	4.5 to 33	600	Internal current	mirror (IPROPI)	Automatic Retry	HSOP (4.9x6) WSON (2x2)	DRV8231A,

表 5-1. Device Comparison Table

6 Pin Configuration and Functions



図 6-1. DDA Package 8-Pin HSOP Top View



3 6-2. DSG Package 8-Pin HSOP Top View

PIN		TVDE	DESCRIPTION	
NAME	NO.	ITPE	DESCRIPTION	
GND	7	PWR	Device power ground. Connect to system ground.	
IN1	3	I	Logic inputs. Controls the H-bridge output. Has internal pulldowns. See 表 8-2.	
IN2	2	I	Logic inputs. Controls the H-bridge output. Has internal pulldowns. See $ e 8-2 $.	
IPROPI	1	PWR	Analog current output proportional to load current. セクション 8.4.2.1.	
OUT1	6	0	H-bridge output. Connect directly to the motor or other inductive load.	
OUT2	8	0	H-bridge output. Connect directly to the motor or other inductive load.	
VM	5	PWR	4.5-V to 48-V power supply. Connect a 0.1- μ F bypass capacitor to ground, as well as sufficient bulk capacitance, rated for the VM voltage.	
VREF	4	I	Analog input. Apply a voltage between 0 to 5 V. For information on current regulation, see the セクション 8.4.2.1 section.	
PAD		_	Thermal pad. Connect to board ground. For good thermal dissipation, use large ground planes on multiple layers, and multiple nearby vias connecting those planes.	

表 6-1. Pin Functions

7 Specifications

7.1 Absolute Maximum Ratings

over operating temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Power supply pin voltage	VM	-0.3	35	V
Power supply transient voltage ramp	VM	0	2	V/µs
Logic pin voltage	INx	-0.3	7	V
Reference input pin voltage	VREF	-0.3	6	V
Output pin voltage	OUTx	-0.7	VM + 0.7	V
Current sense input pin voltage	IPROPI	-0.3	5.75	V
Output current	OUTx	Internally Limited	Internally Limited	А
Junction temperature, T _A	Junction temperature, T _A	-40	125	°C
Junction temperature, T _J		-40	150	°C
Storage temperature, T _{stg}		-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

7.2 ESD Ratings

			VALUE	UNIT
V _(ESD) Electrostatic discharge	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
	discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	v

 JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ± 2000 V may actually have higher performance.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as ± 500 V may actually have higher performance.

7.3 Recommended Operating Conditions

over operating temperature range (unless otherwise noted)

			MIN	NOM MAX	
V _{VM}	Power supply voltage	VM	4.5	3	3 V
V _{VREF}	Reference voltage	VREF	0	3.	3 V
V _{IN}	Logic input voltage	INx	0	5.	5 V
f _{PWM}	PWM frequency	INx	0	20) kHz
I _{OUT} ⁽¹⁾	Peak output current	OUTx	0	3.	7 A
I _{IPROPI}	Peak output current	IPROPI	0	:	3 mA
TJ	Operating junction temperature		-40	15	O°C

(1) Power dissipation and thermal limits must be observed

7.4 Thermal Information

		DRV8231A	DRV8231A	
	THERMAL METRIC ⁽¹⁾	DDA (HSOP)	DSG (WSON)	UNIT
		8 PINS	8 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	42.8	66.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	57.6	77.8	°C/W
$R_{ extsf{ heta}JB}$	Junction-to-board thermal resistance	16.8	32.8	°C/W



		DRV8231A	DRV8231A	
	THERMAL METRIC ⁽¹⁾	DDA (HSOP)	DSG (WSON)	UNIT
		8 PINS	8 PINS	1
Ψ_{JT}	Junction-to-top characterization parameter	5.4	2.2	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	16.8	32.7	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	6.2	12.2	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Electrical Characteristics

 $4.5 \text{ V} \le \text{V}_{VM} \le 33 \text{ V}, -40^{\circ}\text{C} \le \text{T}_{J} \le 150^{\circ}\text{C}$ (unless otherwise noted). Typical values are at T_J = 25 °C and V_{VM} = 24 V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUP	PPLY (VM)					
I _{VMQ}	VM sleep mode current	V _{VM} = 24 V, IN1 = IN2 = 0, T _J = 25°C			1	μA
I _{VM}	VM active mode current	V _{VM} = 24 V, IN1 = IN2 = 1		3	4	mA
t _{WAKE}	Turnon time	Control signal to active mode			250	μs
t _{SLEEP}	Turnoff time	Control signal to sleep mode	0.8		1.5	ms
LOGIC-LEVE	EL INPUTS (INx)					
V _{IL}	Input logic low voltage				0.5	V
V _{IH}	Input logic high voltage		1.5			V
V _{HYS}	Input hysteresis			200		mV
I _{IL}	Input logic low current	V _{IN} = 0 V	-1		1	μA
I _{IH}	Input logic high current	V _{IN} = 3.3 V		33	100	μA
R _{PD}	Input pulldown resistance	To GND		100		kΩ
DRIVER OU	TPUTS (OUTx)					
R _{DS(on)_HS}	High-side MOSFET on resistance	V _{VM} = 24 V, I = 1 A, f _{PWM} = 25 kHz		300		mΩ
R _{DS(on)_LS}	Low-side MOSFET on resistance	V _{VM} = 24 V, I = 1 A, f _{PWM} = 25 kHz		300		mΩ
V _{SD}	Body diode forward voltage	I _{OUT} = 1 A		0.8		V
t _{RISE}	Output rise time	V_{VM} = 24 V, OUTx rising from 10% to 90%		220		ns
t _{FALL}	Output fall time	V_{VM} = 24 V, OUTx falling from 90% to 10%		220		ns
t _{PD}	Input to output propagation delay	INx to OUTx		0.7	1	μs
t _{DEAD}	Output dead time			200		ns
INTEGRATE	D CURRENT SENSE AND REGULAT	ION (IPROPI, VREF)				
A _{IPROPI}	Current mirror scaling factor			1500		μA/A
A _{ERR}	Current mirror total error	I_{OUT} = 1 A, $V_{VM} \ge 6.5$ V, $V_{IPROPI} \le 3.0$ V	-6		6	%
t _{OFF}	Current regulation off time			25		μs
t _{BLK}	Current regulation blanking time			1.4		μs
t _{DELAY}	Current sense delay time			1.1		μs
t _{DEG}	Current regulation deglitch time			0.7		μs
PROTECTIO	N CIRCUITS					
Maria a	Supply undervoltage lockout (UVI O)	Supply rising	4.15	4.3	4.45	V
VUVLO		Supply falling	4.05	4.2	4.35	V
V _{UVLO_HYS}	Supply UVLO hysteresis	Rising to falling threshold		100		mV
t _{UVLO}	Supply undervoltage deglitch time			10		μs
I _{OCP}	Overcurrent protection trip point		3.7			А
t _{OCP}	Overcurrent protection deglitch time			1.5		μs
t _{RETRY}	Overcurrent protection retry time			3		ms

DRV8231A JAJSKK9 - NOVEMBER 2021



V_{VM} = 4.5 V

V_{VM} = 6.5 V

V_{VM} = 12 V

V_{VM} = 24 V

 $V_{VM} = 33 V$

120 140 160

V_{VM} = 4.5 V

 $V_{VM} = 4.0 V$ $V_{VM} = 6.5 V$ $V_{VM} = 12 V$ $V_{VM} = 24 V$

 $V_{VM} = 33 V$

140 160

120

$45V < V_{M} < 33V$	$-40^{\circ}C < T_{1} < 150^{\circ}C$	(unless otherwise noted)	Typical values are at T	= 25 °C and V _M = 24 V
T.0 V = VVM = 00 V	, -+0 0 - 1 - 100 0	(unicas ounci wise noteu)	. Typical values are at T	$J = 20$ O and $V_{VM} = 2 + V$.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
T _{TSD}	Thermal shutdown temperature		150	175		°C
T _{HYS}	Thermal shutdown hysteresis			40		°C

7.6 Typical Characteristics





40 60 80 100







図 7-5. High-Side R_{DS(on)} vs. VM Supply Voltage





図 7-7. Low-Side R_{DS(on)} vs. VM Supply Voltage

 \blacksquare 7-8. Low-Side $R_{DS(on)}$ vs. Junction Temperature (T_J)



図 7-9. Gain error of AIPROPI vs. Motor Current

-40 °C ≤ T_J ≤ 150 °C



7.7 Timing Diagrams







8 Detailed Description

8.1 Overview

The DRV8231A is an 8-pin device for driving brushed DC motors from a 4.5-V to 33-V supply rail. Two logic inputs control the H-bridge driver, which consists of four N-channel MOSFETs that have a typical $R_{DS(on)}$ of 600 m Ω (including one high-side and one low-side FET). A single power input, VM, serves as both device power and the motor winding bias voltage. The integrated charge pump of the device boosts VM internally and fully enhances the high-side FETs. Motor speed can be controlled with pulse-width modulation at frequencies between 0 to 200 kHz. The device enters a low-power sleep mode by bringing both inputs low.

The DRV8231A also integrates current sense feedback to a microcontroller using current mirrors on the low-side power MOSFETs. The IPROPI pin sources a small current that is proportional to the current in the MOSFETs. This current can be converted to a proportional voltage using an external resistor (R_{IPROPI}). This integrated current sensing scheme out-performs traditional external shunt resistor sensing by providing current information even during the off-time slow decay recirculating period and removing the need for an external power shunt resistor. The integrated current regulation feature allows the device to limit the output current with a fixed off-time PWM chopping scheme. The VREF pin configures the current regulation level during motor operation to limit the load current.

A variety of integrated protection features protect the device in the case of a system fault. These include undervoltage lockout (UVLO), overcurrent protection (OCP), and overtemperature shutdown (TSD).



8.2 Functional Block Diagram

8.3 External Components

 \pm 8-1 lists the recommended external components for the device.

₹ 6-1. Recommended external components				
COMPONENT	PIN 1	PIN 2	RECOMMENDED	
C _{VM1}	VM	GND	0.1-µF, low ESR ceramic capacitor, VM-rated.	
C _{VM2}	VM	GND	セクション 10.1, VM-rated.	

表 8-1. Recommended external components



8.4 Feature Description

8.4.1 Bridge Control

The DRV8231A output consists of four N-channel MOSFETs that are designed to drive high current. These outputs are controlled by the two logic inputs IN1 and IN2 as listed in $\frac{1}{28}$ 8-2.

A 0-2. II-Dildge Control					
IN1	IN2	OUT1	OUT2	DESCRIPTION	
0	0	High-Z	High-Z	Coast; H-bridge disabled to High-Z (sleep entered after 1 ms)	
0	1	L	Н	Reverse (Current OUT2 \rightarrow OUT1)	
1	0	Н	L	Forward (Current OUT1 \rightarrow OUT2)	
1	1	L	L	Brake; low-side slow decay	

The inputs can be set to static voltages for 100% duty cycle drive, or they can be pulse-width modulated (PWM) for variable motor speed. When using PWM, switching between driving and braking typically works best. For example, to drive a motor forward with 50% of the maximum RPM, IN1 = 1 and IN2 = 0 during the driving period, and IN1 = 1 and IN2 = 1 during the other period. Alternatively, the coast mode (IN1 = 0, IN2 = 0) for *fast current decay* is also available. 🖾 8-1 shows how the motor current flows through the H-bridge. The input pins can be powered before VM is applied.



図 8-1. H-Bridge Current Paths

When an output changes from driving high to driving low, or driving low to driving high, dead time is automatically inserted to prevent shoot-through. The t_{DEAD} time is the time in the middle when the output is High-Z. If the output pin is measured during t_{DEAD} , the voltage depends on the direction of current. If the current is leaving the pin, the voltage is a diode drop below ground. If the current is entering the pin, the voltage is a diode drop above VM. This diode is the body diode of the high-side or low-side FET.

The propagation delay time (t_{PD}) is measured as the time between an input edge to output change. This time accounts for input deglitch time and other internal logic propagation delays. The input deglitch time prevents noise on the input pins from affecting the output state. Additional output slew delay timing accounts for FET turn on or turn off times (t_{RISE} and t_{FALL}).

☑ 8-2 below shows the timing of the inputs and outputs of the motor driver.





🛛 8-2. H-Bridge Timing Diagram



8.4.2 Current Sense and Regulation (IPROPI)

The DRV8231A device integrates current sensing, regulation, and feedback as part of the IPROPI feature. These features allow the device to sense the output current without an external sense resistor or sense circuitry reducing system size, cost, and complexity. This also allows for the device to limit the output current in the case of motor stall or high torque events and give detailed feedback to the controller about the load current through a current proportional output. 🛛 8-3 shows the IPROPI timings specified in the Electrical Characteristics table.



図 8-3. Detailed IPROPI Timing Diagram

8.4.2.1 Current Sensing

The IPROPI pin outputs an analog current proportional to the current flowing through the low-side power MOSFETs in the H-bridge scaled by A_{IPROPI} . The IPROPI output current can be calculated by \vec{x} 1. The I_{LSx} in \vec{x} 1 is only valid when the current flows from drain to source in the low-side MOSFET. If current flows from source to drain or through the body diode, the value of I_{LSx} for that channel is zero. For instance, if the bridge is in the brake, slow-decay state, then the current out of IPROPI is only proportional to the current in one of the low-side MOSFETs.

$$I_{PROPI} (\mu A) = (I_{LS1} + I_{LS2}) (A) \times A_{IPROPI} (\mu A/A)$$

(1)

The A_{ERR} parameter in the Electrical Characteristics table is the error associated with the A_{IPROPI} gain. It indicates the combined effect of offset error added to the I_{OUT} current and gain error.

The motor current is measured by an internal current mirror architecture on the low-side FETs which removes the need for an external power sense resistor as shown in \boxtimes 8-4. The current mirror architecture allows for the motor winding current to be sensed in both the drive and brake low-side slow-decay periods allowing for continuous current monitoring in typical bidirectional brushed DC motor applications. In coast mode, the current is freewheeling and cannot be sensed because it flows from source to drain. However, the current can be sampled by briefly reenabling the driver in either drive or slow-decay modes and measuring the current before switching back to coast mode again.



(2)



Copyright © 2017, Texas Instruments Incorporated

図 8-4. Integrated Current Sensing

The IPROPI pin should be connected to an external resistor (R_{IPROPI}) to ground in order to generate a proportional voltage (V_{IPROPI}) on the IPROPI pin with the I_{IPROPI} analog current output. This allows for the load current to be measured as the voltage drop across the R_{IPROPI} resistor with a standard analog to digital converter (ADC). The R_{IPROPI} resistor can be sized based on the expected load current in the application so that the full range of the controller ADC is utilized. Additionally, the DRV8251A device implements an internal IPROPI voltage clamp circuit to limit V_{IPROPI} with respect to V_{VREF} on the VREF pin and protect the external ADC in case of output overcurrent or unexpected high current events.

The corresponding IPROPI voltage to the output current can be calculated by \neq 2.

$$V_{IPROPI}(V) = I_{PROPI}(A) \times R_{IPROPI}(\Omega)$$

The IPROPI output bandwidth is limited by the sense delay time (t_{DELAY}) of the internal current sensing circuit. This time is the delay from the low-side MOSFET enable command (from the INx pins) to the IPROPI output being ready.

If the device is alternating between drive and slow-decay (brake) in an H-bridge PWM pattern then the low-side MOSFET sensing the current is continuously on and the sense delay time has no impact to the IPROPI output. If a command on the INx pins disables the low-side MOSFETs (according to the logic tables in $\pm 292 \pm 8.4.1$), the IPROPI output will disable with the input logic signal. Although the low-side MOSFETs may still conduct current as they disable according to the device slew rate (noted in the Electrical Characteristics table by t_{RISE} time), IPROPI will not represent the current in the low-side MOSFETs during this turnoff time.

8.4.2.2 Current Regulation

The DRV8231A device integrates current regulation using a fixed off-time current chopping scheme. This allows the devices to limit the output current in case of motor stall, high torque, or other high current load events without involvement from the external controller as shown in \boxtimes 8-5.



図 8-5. Off-Time Current-Regulation

The current chopping threshold (I_{TRIP}) is set through a combination of the VREF voltage (V_{VREF}) and IPROPI output resistor (R_{IPROPI}). This is done by comparing the voltage drop across the external R_{IPROPI} resistor to V_{VREF} with an internal comparator.

$$I_{\text{TRIP}}(A) \times A_{\text{IPROPI}}(\mu A/A) = V_{\text{VREF}}(V) / R_{\text{IPROPI}}(\Omega)$$
(3)

For example, if V_{VREF} = 3.3 V, R_{IPROPI} = 1375 Ω , and A_{IPROPI} = 1500 μ A/A, then I_{TRIP} will be approximately 1.6 A.

The fixed off-time current chopping scheme supports up to 100% duty cycle current regulation since the H-bridge automatically enables after the t_{OFF} period and does not require a new control input edge on the INx pins to reset the outputs. When the motor current exceeds the I_{TRIP} threshold, the outputs will enter a current chopping mode with a fixed off time (t_{OFF}). During t_{OFF} , the H-bridge enters a brake/low-side slow decay state (both low-side MOSFETs ON) for t_{OFF} duration after I_{OUT} exceeds I_{TRIP} . After t_{OFF} , the outputs re-enable according to the control inputs if I_{OUT} is less than I_{TRIP} . If I_{OUT} is still greater than I_{TRIP} , the H-bridge enters another period of brake/low-side slow decay for t_{OFF} . If the state of the INx control pins changes during the t_{OFF} time, the remainder of the t_{OFF} time is ignored, and the outputs will again follow the inputs.

The I_{TRIP} comparator has both a blanking time (t_{BLK}) and a deglitch time (t_{DEG}). The internal blanking time helps to prevent voltage and current transients during output switching from effecting the current regulation. These transients may be caused by a capacitor inside the motor or on the connections to the motor terminals. The internal deglitch time ensures that transient conditions do not prematurely trigger the current regulation. In certain cases where the transient conditions are longer than the deglitch time, placing a 10-nF capacitor on the IPROPI pin, close to the device, will help filter the transients on IPROPI output so current regulation does not prematurely trigger. The capacitor value can be adjusted as needed, however large capacitor values may slow down the response time of the current regulation circuitry.

The internal current regulation and current feedback can be disabled by tying IPROPI to GND and setting the VREF pin voltage greater than GND. If current feedback is required and current regulation is not required, set V_{VREF} and R_{IPROPI} such that V_{IPROPI} never reaches the V_{VREF} threshold. For proper operation of the current regulation circuit, V_{VREF} must be within the range of the VREF pin voltages specified in the Recommended Operating Conditions table.



8.4.3 Protection Circuits

The DRV8231A device is fully protected against VM undervoltage, overcurrent, and overtemperature events.

8.4.3.1 Overcurrent Protection (OCP)

An analog current limit circuit on each FET limits the current through the FET by limiting the gate drive internally. If this analog current limit persists for longer than the OCP deglitch time (t_{OCP}), all FETs in the H-bridge will disable. The driver re-enables after the OCP retry period (t_{RETRY}) has passed. If the fault condition is still present, the cycle repeats as shown in 🗵 8-6.





Overcurrent conditions are detected independently on both high- and low-side FETs. This means that a short to ground, supply, or across the motor winding will all result in an overcurrent shutdown. Overcurrent protection does not use the current sense circuitry used for current regulation, so it functions regardless of VREF and IPROPI settings.

8.4.3.2 Thermal Shutdown (TSD)

If the die temperature exceeds safe limits, all FETs in the H-bridge are disabled. After the die temperature has fallen to a safe level, operation automatically resumes.

8.4.3.3 VM Undervoltage Lockout (UVLO)

Whenever the voltage on the VM pin falls below the UVLO falling threshold voltage, V_{UVLO} , all circuitry in the device is disabled, the output FETS are disabled, and all internal logic is reset. Operation continues when the V_{VM} voltage rises above the UVLO rising threshold as shown in \boxtimes 8-7.





8.5 Device Functional Modes

表 8-3. Modes of Operation				
MODE	CONDITION	H-BRIDGE	INTERNAL CIRCUITS	
Active Mode	IN1 or IN2 = logic high	Operating	Operating	
Low-Power Sleep Mode	IN1 = IN2 = logic low	Disabled	Disabled	
Fault Mode	Any fault condition met	Disabled	See 表 8-4	

表 8-3 summarizes the DRV8231A functional modes described in this section.

8.5.1 Active Mode

After the supply voltage on the VM pin has crossed the undervoltage threshold V_{UVLO} , the INx pins are in a state other than IN1 = 0 & IN2 = 0, and t_{WAKE} has elapsed, the device enters active mode. In this mode, the H-bridge, charge pump, and internal logic are active and the device is ready to receive inputs.

8.5.2 Low-Power Sleep Mode

When the IN1 and IN2 pins are both low for time t_{SLEEP} , the DRV8231A device enters a low-power sleep mode. In sleep mode, the outputs remain High-Z and the device draws minimal current from the supply pin (I_{VMQ}). If the device is powered up while all inputs are low, it immediately enters sleep mode. After any of the input pins are set high for longer than the duration of t_{WAKE} , the device becomes fully operational. \boxtimes 8-8 shows an example timing diagram for entering and leaving sleep mode.



図 8-8. Sleep Mode Entry and Wakeup Timing Diagram

8.5.3 Fault Mode

The DRV8231A device enters a fault mode when a fault is encountered. This is utilized to protect the device and the output load. The device behavior in the fault mode is described in $\frac{1}{8}$ 8-4 and depends on the fault condition. The device will leave the fault mode and re-enter the active mode when the recovery condition is met.

2 0 4. 1 duit obhaitions builling					
FAULT	CONDITION	H-BRIDGE	INTERNAL CIRCUITS	RECOVERY	
VM undervoltage (UVLO)	V _M < V _{UVLO,falling}	Disabled	Disabled	V _M > V _{UVLO,rising}	
Overcurrent (OCP)	I _{OUT} > I _{OCP}	Disabled	Operating	I _{OUT} < I _{OCP}	
Thermal Shutdown (TSD)	$T_J > T_{TSD}$	Disabled	Operating	$T_J < T_{TSD} - T_{HYS}$	

表 8-4. F	ault	Conditions	Summary
----------	------	------------	---------



8.6 Pin Diagrams

8.6.1 Logic-Level Inputs

☑ 8-9 shows the input structure for the logic-level input pins IN1, IN2, PH/IN1, and EN/IN2.



図 8-9. Logic-level input



9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The DRV8231A device is typically used to drive one brushed DC motor.

9.2 Typical Application

9.2.1 Brush DC Motor



図 9-1. Typical Connections

9.2.1.1 Design Requirements

The table below lists the design parameters.

A 9-1. Design Parameters				
DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE		
Motor voltage	V _{VM}	12 V		
Average motor current	I _{AVG}	0.8 A		
Motor inrush (startup) current	I _{INRUSH}	2.1 A		
Motor stall current	I _{STALL}	2.1 A		
Motor current trip point	I _{TRIP}	1.9 A		
VREF voltage	VREF	3.3 V		
IPROPI sense resistance	R _{IPROPI}	1.5 kΩ		
PWM frequency	f _{PWM}	50 kHz		

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 Motor Voltage

The motor voltage to use depends on the ratings of the motor selected and the desired RPM. A higher voltage spins a brushed DC motor faster with the same PWM duty cycle applied to the power FETs. A higher voltage also increases the rate of current change through the inductive motor windings.



9.2.1.2.2 Motor Current

Motors experience large currents at low speed, initial startup, and stalled rotor conditions. The large current at motor startup is sometimes called inrush current. The current regulation feature in the DRV8231A can help to limit these large currents. \boxtimes 9-4 and \boxtimes 9-5 show examples of limiting inrush current.

Alternatively, the microcontroller may limit the inrush current by ramping the PWM duty cycle during the startup time.

2.665

9.2.1.3 Application Curves



Ch 3 (Blue) = OUT1 Voltage

Ch 7 (Red) = Motor Current 図 9-2. Motor startup at 100% duty cycle



Ch 6 (Purple) = IPROPI Signal Ch 7 (Red) = Motor Current





IN1

112

図 9-3. Motor startup at 50% duty cycle



Ch 1 (Yellow) = IN1 Signal Ch 4 (Green) = OUT2 Voltage Ch 6 (Purple) = IPROPI Signal Ch 7 (Red) = Motor Current

図 9-5. Motor startup at 50% duty cycle with current regulation

9.2.2 Stall Detection

Some applications require stall detection to notify the microcontroller of a locked rotor condition. A stall could be caused by one of two things: unintended mechanical blockage or the load reaching an end-stop in a constrained travel path. By using the IPROPI analog current sense feedback of the DRV8231A, the system can implement a simple stall detection scheme.

The principle of this stall detection scheme relies on the fact that motor current increases during stall conditions as shown in 🗵 9-6. To implement stall detection, the microcontroller reads the voltage on the IPROPI pin using an ADC and compares it to a stall threshold set in firmware. Alternatively, a comparator peripheral may be used to set this threshold as well.





図 9-6. Motor Current Profile with STALL Signal

9.2.2.1 Design Requirements

The table below lists the design parameters.

表 9-2. Design Parameters				
DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE		
Motor voltage	V _M	14.4 V		
Motor current trip point	I _{TRIP}	900 mA		
VREF voltage	VREF	2 V		
IPROPI resistance	R _{IPROPI}	1.5 kΩ		
Stall current trip point	I _{STALL}	500 mA		
Stall IPROPI voltage trip point	V _{IPROPI,STALL}	1 V		
Inrush current ignore time	t _{INRUSH}	65 ms		
Stall detection time	t _{STALL}	65 ms		

9.2.2.2 Detailed Design Procedure

9.2.2.2.1 Stall Detection Timing

The microcontroller needs to decide whether or not the IPROPI signal indicates a motor stall. Large inrush current occurs during motor start up because motor speed is low. As the motor accelerates, the motor current drops to an average level because the back electromotive force (EMF) in the motor increases with speed. The inrush current should not be mistaken for a stall condition. One way to do this is for the microcontroller to ignore the IPROPI signal above the firmware stall threshold for the duration of the inrush current, t_{INRUSH} , at startup. The t_{INRUSH} timing should be determined experimentally because it depends on motor parameters, supply voltage, and mechanical load response times.



When a stall condition occurs, the motor current will increase from the average running current level because the back EMF is now 0 V. In some cases, it may be desirable to drive at the stall curent for some time in case the motor can clear the blockage on its own. This might be useful for an unintended stall or high-torque condition on the motor. In this case, the system designer can choose a long stall detection time, t_{STALL} , before the microcontroller decides to take action. In other cases, like end-stop detection, a faster response might be desired to reduce power or minimize strong motor torque on the gears or end-stop. This corresponds to setting a shorter t_{STALL} time in the microcontroller.

9-6 illustrates the t_{INRUSH} and t_{STALL} timings and how they relate to the motor current waveform.

9.2.2.2.2 Stall Threshold Selection

The stall detection threshold in firmware should be chosen at a current level between the maximum stall current and the average running current of the motor as shown in \boxtimes 9-6.



9.2.2.3 Application Curves

2 9-7. Example Waveform of Stall Detection

図 9-8. Stall Detected on IPROPI While Current Regulation Limits Inrush and Stall Currents

9.2.3 Relay Driving

The PWM interface may also be used to drive single- and dual-coil latching relays, as shown in the figures below.



図 9-9. Single-Coil Relay Driving





図 9-10. Dual-Coil Relay Driving

9.2.3.1 Design Requirements

 $\frac{1}{8}$ 9-3 provides example requirements for a single- or dual-coil relay application. Current regulation may also be configured to ensure the relay current is within the relay specification. This is important if the VM supply voltage is higher than the voltage rating of the relay.

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE			
Motor supply voltage	V _M	12 V			
Microcontroller supply voltage	V _{CC}	3.3 V			
Single coil relay current	I _{Relay}	500 mA pulse for 200 ms			
Dual coil relay current	I _{OUT1} , I _{OUT2}	100 mA pulse for 200 ms			

表 9-3. System design requirements

9.2.3.2 Detailed Design Procedure

9.2.3.2.1 Control Interface for Single-Coil Relays

The PWM interface can be used to drive single-coil relays. To actuate the relay, the driver needs to drive current with either the forward or reverse states in the PWM table. After driving the relay, the outputs can be disabled (IN1=IN2=0) to put the driver to sleep and save energy. Alternatively, the outputs can be put into brake mode briefly after actuation to avoid back EMF effects from the relay or causing current to flow back from the relay into the VM supply node.

9.2.3.2.2 Control Interface for Dual-Coil Relays

A dual coil relay only require two low-side drivers if the center tap is connected to VM. The body diodes of the unused FETs act as freewheeling diodes, so additional freewheeling diodes are not needed when driving a dualcoil relay with the DRV8231A. The PWM interface can be used to control the dual-coil relay. The following figures show the schematic and timing diagram for driving dual-coil relays.





Image: Second State S



図 9-12. Timing diagram for driving a dual-coil relay with PWM interface

 $\frac{1}{8}$ 9-4 shows the logic table for the PWM interface. The descriptions in this table reflect how the input and output states drive the dual coil relay. When Coil1 is driven (OUT1 voltage is at GND), The voltage at OUT2 will go to VM. Because the center tap of the relay is also at VM, no current flows through Coil2. The same is true when Coil2 is driven; Coil1 shorts to VM. The body diodes of the high-side FETs act as freewheeling diodes, so extra external diodes are not needed. $\boxed{2}$ 9-15 shows oscilloscope traces for this application.

IN1	IN2	OUT1	OUT2	DESCRIPTION
0	0	Hi-Z	Hi-Z	Outputs disabled (H-Bridge Hi-Z)
0	1	L	Н	Drive Coil1
1	0	Н	L	Drive Coil2
1	1	L	L	Drive Coil1 and Coil2 (invalid state for a dual-coil latching relay)

表 9-4. PWM control table for dual-coil relay driving



9.2.3.3 Application Curves





9.2.4 Multi-Sourcing with Standard Motor Driver Pinout

The DRV8870, DRV8251, and DRV8231 devices come in an industry standard package footprint in the DDA package. When the system needs current sensing, a current-sense amplifier may be used across the R_{SENSE} resistor to provide an amplifed signal back to an microcontroller ADC as shown in \boxtimes 9-16. To reduce the size of the system bill of materials and cost, the IPROPI function in DRV8231A/51A can replace the current sense amplifer. During the board design process, both solutions, IPROPI and industry standard shunt devices, can be accomodated in the same board layout by placing and not placing (DNP) components as shown in \boxtimes 9-17. This allows the system to be flexible for lowest cost with the DRV8231A/51A or for use with second-source devices with the same pinout as DRV8870, DRV8231, and DRV8251.









図 9-17. DRV8231A/51A Device Using IPROPI to Integrate The Current Sense Function into The Motor Driver

9.3 Current Capability and Thermal Performance

The output current and power dissipation capabilities of the driver depends heavily on the PCB design and external system conditions. This section provides some guidelines for calculating these values.

9.3.1 Power Dissipation and Output Current Capability

Total power dissipation for the device consists of three main components: quiescent supply current dissipation (P_{VM}), the power MOSFET switching losses (P_{SW}), and the power MOSFET $R_{DS(on)}$ (conduction) losses (P_{RDS}). While other factors may contribute additional power losses, they are typically insignificant compared to the three main items.

$P_{TOT} = P_{VM} + P_{SW} + P_{RDS}$

 P_{VM} can be calculated from the nominal motor supply voltage (V_{VM}) and the I_{VM} active mode current specification.

$P_{VM} = V_{VM} \times I_{VM}$	(4)

$$P_{VM} = 96 \text{ mW} = 24 \text{ V} \times 4 \text{ mA}$$
 (5)

 P_{SW} can be calculated from the nominal motor supply voltage (V_{VM}), average output current (I_{AVG}), switching frequency (f_{PWM}) and the device output rise (t_{RISE}) and fall (t_{FALL}) time specifications.

$P_{SW} = P_{SW_{RISE}} + P_{SW_{FALL}}$	(6)
P _{SW_RISE} = 0.5 x V _M x I _{AVG} x t _{RISE} x f _{PWM}	(7)
$P_{SW}_{FALL} = 0.5 \times V_M \times I_{AVG} \times t_{FALL} \times f_{PWM}$	(8)
P _{SW_RISE} = 26.4 mW = 0.5 x 24 V x 0.5 A x 220 ns x 20 kHz	(9)

 $P_{SW FALL} = 26.4 \text{ mW} = 0.5 \text{ x} 24 \text{ V} \text{ x} 0.5 \text{ A} \text{ x} 220 \text{ ns} \text{ x} 20 \text{ kHz}$ (10)

$$P_{SW} = 53 \text{ mW} = 26.4 \text{ mW} + 26.4 \text{ mW}$$
 (11)

 P_{RDS} can be calculated from the device $R_{DS(on)}$ and average output current (I_{AVG}).

$$P_{RDS} = I_{AVG}^{2} x \left(R_{DS(ON) - HS} + R_{DS(ON) - LS} \right)$$
(12)

 $R_{DS(ON)}$ has a strong correlation with the device temperature. Assuming a device junction temperature of 85 °C, $R_{DS(on)}$ could increase ~1.5x based on the normalized temperature data. The calculation below shows this derating factor. Alternatively, $\forall 2 \neq 2 \neq 7.6$ shows curves that plot how $R_{DS(on)}$ changes with temperature.

$$P_{RDS} = 225 \text{ mW} = (0.5 \text{ A})^2 \text{ x} (300 \text{ m}\Omega \text{ x} 1.5 + 300 \text{ m}\Omega \text{ x} 1.5)$$
(13)

Based on the example calculations above, the expressions below calculate the total expected power dissipation for the device.

$$P_{TOT} = P_{VM} + P_{SW} + P_{RDS}$$

$$P_{TOT} = 374 \text{ mW} = 96 \text{ mW} + 53 \text{ mW} + 225 \text{ mW}$$
(14)

The driver's junction temperature can be estimated using P_{TOT} , device ambient temperature (T_A), and package thermal resistance ($R_{\theta JA}$). The value for $R_{\theta JA}$ depends heavily on the PCB design and copper heat sinking around the device. $\forall 2 \forall 2 \Rightarrow 9.3.2$ describes this dependence in greater detail.

$$\Gamma_{\rm J} = (\mathsf{P}_{\rm TOT} \times \mathsf{R}_{\theta \rm JA}) + \mathsf{T}_{\rm A} \tag{15}$$

$$T_J = 100 \ ^{\circ}C = (0.374 \ W \times 40.4 \ ^{\circ}C/W) + 85^{\circ}C$$
 (16)

The device junction temperature should remain below its absolute maximum rating for all system operating conditions. The calculations in this section provide reasonable estimates for junction temperature. However, other methods based on temperature measurements taken during system operation are more realistic and reliable. Additional information on motor driver current ratings and power dissipation can be found in $\forall p \neq y \neq y$.

9.3.2 Thermal Performance

The datasheet-specified junction-to-ambient thermal resistance, $R_{\theta JA}$, is primarily useful for comparing various drivers or approximating thermal performance. However, the actual system performance may be better or worse than this value depending on PCB stackup, routing, number of vias, and copper area around the thermal pad. The length of time the driver drives a particular current will also impact power dissipation and thermal performance. This section considers how to design for steady-state and transient thermal conditions.

The data in this section was simulated using the following criteria.

HSOP (DDA package)

表	9-5	. Simulation	PCB	Stackup	Summary	for	HSOP	package
---	-----	--------------	-----	---------	---------	-----	------	---------

Layer	2-layer	4-layer				
Top Layer	HSOP footprint with 1- or 2-oz copper thickness. See 表 9-6 for copper area varied in simulation. Thermally connected with vias (2 vias, 1.2-mm spacing, 0.3-mm diameter, 0.025-mm copper plating) from HSOP therma pad to bottom layer and internal ground plane (4-layer only).					
Layer 2, internal ground plane	N/A	1-oz copper thickness, 74.2 mm x 74.2 mm copper area, thermally connected to HSOP thermal pad through vias.				
Layer 3, internal supply plane	N/A	1-oz copper thickness, 74.2 mm x 74.2 mm copper area, not connected to other layers.				

表 9-5. Simulation PCB Stackup Summary for HSOP package (continued)

Layer	2-layer	4-layer
Bottom Layer	Ground plane with 1- or 2-oz copper thickness. See 表 9-6 for copper area varied in simulation. Thermally connected to HSOP thermal pad through vias.	1- or 2-oz copper thickness. Copper area fixed at 4.90 mm × 6.00 mm in simulation. Thermally connected to HSOP thermal pad through vias.

 \boxtimes 9-18 shows an example of the simulated board for the HSOP package. $\cancel{5}$ 9-6 shows the dimensions of the board that were varied for each simulation.



図 9-18. HSOP PCB model top layer

表 9-6. Dimension A for 8-pin HSOP (DDA) package

Cu area (cm ²)	Dimension A (mm)
0.069	Package thermal pad dimensions
2	16.40
4	22.32
8	30.64
16	42.38

WSON (DSG package)

表 9-7. Simulation PCB Stackup Summary for WSON package

Layer	2-layer	4-layer
Top Layer	WSON footprint with 1- or 2-oz copper thickness. See $\frac{1}{2}$ connected with vias (2 vias, 1.2-mm spacing, 0.3-mm dia pad to bottom layer and internal ground plane (4-layer on	9-8 for copper area varied in simulation. Thermally meter, 0.025-mm copper plating) from WSON thermal ly).
Layer 2, internal ground plane	N/A	1-oz copper thickness, 74.2 mm x 74.2 mm copper area, thermally connected to HSOP thermal pad through vias.
Layer 3, internal supply plane	N/A	1-oz copper thickness, 74.2 mm x 74.2 mm copper area, not connected to other layers.
Bottom Layer	Ground plane with 1- or 2-oz copper thickness. See 表 9-8 for copper area varied in simulation. Thermally connected to WSON thermal pad through vias.	1- or 2-oz copper thickness. Copper area fixed at 2.00 mm × 2.00 mm in simulation. Thermally connected to WSON thermal pad through vias.

 \boxtimes 9-19 shows an example of the simulated board for the WSON package. \cancel{R} 9-8 shows the dimensions of the board that were varied for each simulation.





図 9-19. WSON PCB model top layer

表	9-8.	Dimension	Α	for	8-pin	WSON	packag	е

Cu area (mm²)	Dimension A (mm)
0.015	Package thermal pad dimensions
2	15.11
4	20.98
8	29.27
16	40.99

9.3.2.1 Steady-State Thermal Performance

"Steady-state" conditions assume that the motor driver operates with a constant average current over a long period of time. The figures in this section show how $R_{\theta JA}$ and Ψ_{JB} (junction-to-board characterization parameter) change depending on copper area, copper thickness, and number of layers of the PCB. More copper area, more layers, and thicker copper planes decrease $R_{\theta JA}$ and Ψ_{JB} , which indicate better thermal performance from the PCB layout.







図 9-21. HSOP, junction-to-board characterization parameter vs copper area

DRV8231A JAJSKK9 – NOVEMBER 2021





9.3.2.2 Transient Thermal Performance

The motor driver may experience different transient driving conditions that cause large currents to flow for a short duration of time. These may include

- Motor start-up when the rotor is initially stationary.
- Fault conditions when there is a supply or ground short to one of the motor outputs, and the overcurrent protection triggers.
- Briefly energizing a motor or solenoid for a limited time, then de-energizing.

For these transient cases, the duration of drive time is another factor that impacts thermal performance in addition to copper area and thickness. In transient cases, the thermal impedance parameter $Z_{\theta JA}$ denotes the junction-to-ambient thermal performance. The figures in this section show the simulated thermal impedances for 1-oz and 2-oz copper layouts for the HSOP and WSON packages. These graphs indicate better thermal performance with short current pulses. For short periods of drive time, the device die size and package dominates the thermal performance. For longer drive pulses, board layout has a more significant impact on thermal performance. Both graphs show the curves for thermal impedance split due to number of layers and copper area as the duration of the drive pulse duration increases. Long pulses can be considered steady-state performance.



図 9-24. HSOP package junction-to-ambient thermal impedance for 1-oz copper layouts







図 9-25. HSOP package junction-to-ambient thermal impedance for 2-oz copper layouts

図 9-26. WSON package junction-to-ambient thermal impedance for 1-oz copper layouts







10 Power Supply Recommendations

10.1 Bulk Capacitance

Having appropriate local bulk capacitance is an important factor in motor drive system design. Having more bulk capacitance is generally beneficial, while the disadvantages are increased cost and physical size.

The amount of local capacitance needed depends on a variety of factors, including:

- · The highest current required by the motor system
- The capacitance of the power supply and ability to source current
- · The amount of parasitic inductance between the power supply and motor system
- The acceptable voltage ripple
- The type of motor used (brushed DC, brushless DC, stepper)
- The motor braking method

The inductance between the power supply and motor drive system limits how the rate current can change from the power supply. If the local bulk capacitance is too small, the system responds to excessive current demands or dumps from the motor with a change in voltage. When adequate bulk capacitance is used, the motor voltage remains stable and high current can be quickly supplied.

The data sheet generally provides a recommended value, but system-level testing is required to determine the appropriate sized bulk capacitor.



2 10-1. Example Setup of Motor Drive System With External Power Supply

The voltage rating for bulk capacitors should be higher than the operating voltage, to provide margin for cases when the motor transfers energy to the supply.



11 Layout

11.1 Layout Guidelines

Since the DRV8231A integrates power MOSFETs capable of driving high current, careful attention should be paid to the layout design and external component placement. Some design and layout guidelines are provided below.

- Low ESR ceramic capacitors should be utilized for the VM to GND bypass capacitor. X5R and X7R types are recommended.
- The VM power supply capacitors should be placed as close to the device as possible to minimize the loop inductance.
- The VM power supply bulk capacitor can be of ceramic or electrolytic type, but should also be placed as close as possible to the device to minimize the loop inductance.
- VM, OUT1, OUT2, and GND carry the high current from the power supply to the outputs and back to ground. Thick metal routing should be utilized for these traces as is feasible.
- The device thermal pad should be attached to the PCB top layer ground plane and internal ground plane (when available) through thermal vias to maximize the PCB heat sinking.
- A recommended land pattern for the thermal vias is provided in the package drawing section.
- The copper plane area attached to the thermal pad should be maximized to ensure optimal heat sinking.

11.2 Layout Example



図 11-1. Layout Recommendation for DSG package





図 11-2. Layout Recommendation for DDA Package



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Calculating Motor Driver Power Dissipation application report
- Texas Instruments, Current Recirculation and Decay Modes application report
- Texas Instruments, *PowerPAD™ Made Easy* application report
- Texas Instruments, *PowerPAD™ Thermally Enhanced Package* application report
- Texas Instruments, Understanding Motor Driver Current Ratings application report

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

12.4 Trademarks

PowerPAD[™] is a trademark of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DRV8231ADDAR	ACTIVE	SO PowerPAD	DDA	8	3000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 150	DRV8231A	Samples
DRV8231ADSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 150	31A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

GENERIC PACKAGE VIEW

DDA 8

PowerPAD[™] SOIC - 1.7 mm max height PLASTIC SMALL OUTLINE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



DDA0008B



PACKAGE OUTLINE

PowerPAD[™] SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MS-012.



DDA0008B

EXAMPLE BOARD LAYOUT

PowerPAD[™] SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



DDA0008B

EXAMPLE STENCIL DESIGN

PowerPAD[™] SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



DSG 8

2 x 2, 0.5 mm pitch

GENERIC PACKAGE VIEW

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





DSG0008A



PACKAGE OUTLINE

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



DSG0008A

EXAMPLE BOARD LAYOUT

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



DSG0008A

EXAMPLE STENCIL DESIGN

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

TIは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや 設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供してお り、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的に かかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプ リケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載す ることは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを 自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供され ています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありま せん。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated