









**DS280BR820** 

JAJSI56B - SEPTEMBER 2016-REVISED OCTOBER 2019

# DS280BR820 低消費電力、28Gbps、8チャネル・リニア・リピータ

### 1 特長

- 8チャネルのマルチプロトコル・リニア・イコラ イザーで、最高28Gbpsのインターフェイスをサポート
- 低消費電力: 93mW/チャネル(標準値)
- ヒートシンク不要
- リニア均等化によりリンク・トレーニング、自動 ネゴシエーション、FECパススルーをシームレス にサポート
- チャネルの範囲を、通常のACIS-to-ACIS能力より も17dB以上拡張
- 非常に短いレイテンシ:100ps (標準値)
- 低い付加的ランダム・ジッタ
- 小型の8mm×13mm BGAパッケージにRX ACカップリングコンデンサを内蔵し、フロースルー配線が簡単
- 独自のピン配置により、パッケージの下に高速信号の配線が可能
- ピン互換のRetimerを利用可能
- 単一の2.5V ±5%電源
- -40℃~+85℃の動作温度範囲

### 2 アプリケーション

- バックプレーンおよびミッドプレーンの範囲拡張
- 光およびパッシブ銅線(100G-SR4/LR4/CR4)用の フロントポート・アイ・オープナー
- QSFP28、SFP28、CFP2、CFP4、CDFP

#### 3 概要

DS280BR820は非常に消費電力が低く高パフォーマンスの8チャネル・リニア・イコライザーで、マルチレート、マルチプロトコルで最大28Gbpsのインターフェイスをサポートします。バックプレーン、フロントポート、チップ・ツー・チップのアプリケーションにおいて、高速シリアル・リンクの到達範囲を拡張し、堅牢性を強化するために使用されます。

DS280BR820の均等化の直線性から、送信信号の特性が保持され、ホストとリンク・パートナーのASICとが、送信イコライザーの係数を自由にネゴシエーションできるようになります(100G-CR4/KR4)。このリンク・トレーニング・プロトコルへの透過性により、レイテンシへの影響を最小限に抑えながら、システム・レベルの相互運用性を向上できます。各チャネルは独立に動作するため、DS280BR820は個別のレーン・フォワード・エラー訂正(FEC)パススルーをサポートできます。

DS280BR820はパッケージの寸法が小さく、高速信号エスケープが最適化され、Retimerポートフォリオとピン互換なため、高密度のバックプレーン・アプリケーションに理想的です。単純化された均等化制御、低い消費電力、非常に低い付加的ジッタから、100G-SR4/LR4/CR4などのフロントポート・インターフェイスに適しています。8mm x 13mm と占有面積が小さいため、QSFP、SFP、CFP2、CFP4、CDFP など各種の標準フロントポート・コネクタに簡単に収まり、ヒートシンクの必要もありません。

ACカップリング・コンデンサ(RX側)が内蔵されているため、PCB上に外付けのコンデンサが必要ありません。 DS280BR820は単一電源で、必要な外部コンポーネントも最小限です。これらの特長により、PCBの配線の複雑性と、部品表(BOM)コストを低減できます。

より到達範囲の長いアプリケーション用には、ピン互換の Retimerデバイスを利用可能です。


DS280BR820 は SMBus 経由、または外付けの EEPROM により構成可能です。単一のEEPROMを、最大16個のデバイスで共有できます。

#### 製品情報(1)

型番	パッケージ	本体サイズ(公称)
DS280BR820	nFBGA (135)	8.0mm×13.0mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末 尾にある注文情報を参照してください。

#### 概略回路図



(1) SMBus signals need to be pulled up elsewhere in the system.



		日次				
1	特長	1		7.3	Feature Description	15
2	アプリケーション	1		7.4	Device Functional Modes	
3	概要	1		7.5	Programming	18
4	改訂履歴			7.6	Register Maps	19
5	Pin Configuration and Functions		8	App	lication and Implementation	29
6	Specifications			8.1	Application Information	29
٠	6.1 Absolute Maximum Ratings			8.2	Typical Applications	29
	6.2 ESD Ratings			8.3	Initialization Set Up	41
	6.3 Recommended Operating Conditions		9	Pow	er Supply Recommendations	41
	6.4 Thermal Information		10	Lay	out	42
	6.5 Electrical Characteristics	7		10.1	Layout Guidelines	42
	6.6 Electrical Characteristics – Serial Management Bus			10.2	Layout Examples	42
	Interface 1	12	11	デバ	「イスおよびドキュメントのサポート	45
	6.7 Timing Requirements – Serial Management Bus			11.1	ドキュメントのサポート	45
	Interface 1			11.2	ドキュメントの更新通知を受け取る方法	45
	6.8 Typical Characteristics 1	13		11.3	商標	45
7	Detailed Description 1	4		11.4	静電気放電に関する注意事項	45
	7.1 Overview 1	14		11.5	Glossary	45
	7.2 Functional Block Diagram 1	14				

## 4 改訂履歴


資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Rev	sion A (October 2017) から Revision B に変更 P	age
•	]回一般公開	



# **5 Pin Configuration and Functions**

										Top	View					
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	_
J	GND	GND	TX1N	GND	TX2N	GND	TX3N	GND	TX4N	GND	TX5N	GND	TX6N	GND	GND	J
Н	TX0N	GND	TX1P	GND	TX2P	GND	TX3P	GND	TX4P	GND	TX5P	GND	TX6P	GND	TX7N	Н
G	TX0P	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	ТХ7Р	G
F	GND	GND	READ _EN_ N	SDC	GND	VDD	GND	VDD	GND	VDD	GND	GND	INT_N (NC)	GND	GND	F
Е	CAL_ CLK_ OUT	TEST 1	ADDR 1	SDA	GND	VDD	VDD	VDD	VDD	VDD	VDD	GND	EN_S MB	TEST 0	CAL_ CLK_ IN	E
D	GND	GND	ADDR 0	GND	GND	VDD	GND	VDD	GND	VDD	GND	GND	ALL_ DONE _N	GND	GND	D
С	RX0P	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	RX7P	С
В	RX0N	GND	RX1P	GND	RX2P	GND	RX3P	GND	RX4P	GND	RX5P	GND	RX6P	GND	RX7N	В
Α	GND	GND	RX1N	GND	RX2N	GND	RX3N	GND	RX4N	GND	RX5N	GND	RX6N	GND	GND	А
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	



#### **Pin Functions**

PIN I/O		1/0	DESCRIPTION						
		1/0	DESCRIPTION						
HIGH SPEED	DIFFERENTIA	L I/O							
RX0N B15 Input		Input	Inverting and non-inverting differential inputs to the equalizer. An on-chip $100-\Omega$ terminatio						
RX0P	C15	Input	resistor connects RXP to RXN. These inputs are AC coupled with 220-nF capacitors assembled on the package substrate.						
RX1N	A13	Input	Inverting and non-inverting differential inputs to the equalizer. An on-chip 100- $\Omega$ termination						
RX1P	B13	Input	resistor connects RXP to RXN. These inputs are AC coupled with 220-nF capacitors assembled on the package substrate.						
RX2N	A11	Input	Inverting and non-inverting differential inputs to the equalizer. An on-chip 100- $\Omega$ termination						
RX2P	B11	Input	resistor connects RXP to RXN. These inputs are AC coupled with 220-nF capacitors assembled on the package substrate.						
RX3N	A9	Input	Inverting and non-inverting differential inputs to the equalizer. An on-chip 100- $\Omega$ termination						
RX3P	В9	Input	resistor connects RXP to RXN. These inputs are AC coupled with 220-nF capacitors assembled on the package substrate.						
RX4N	A7	Input	Inverting and non-inverting differential inputs to the equalizer. An on-chip 100-Ω termination						
RX4P	B7	Input	resistor connects RXP to RXN. These inputs are AC coupled with 220-nF capacitors assembled on the package substrate.						
RX5N	A5	Input	Inverting and non-inverting differential inputs to the equalizer. An on-chip 100- $\Omega$ termination						
RX5P	B5	Input	resistor connects RXP to RXN. These inputs are AC coupled with 220-nF capacitors assembled on the package substrate.						
RX6N	A3	Input	Inverting and non-inverting differential inputs to the equalizer. An on-chip 100- $\Omega$ termination						
RX6P	В3	Input	resistor connects RXP to RXN. These inputs are AC coupled with 220-nF capacitors assembled on the package substrate.						
RX7N	B1	Input	Inverting and non-inverting differential inputs to the equalizer. An on-chip 100- $\Omega$ termination						
RX7P	C1	Input	resistor connects RXP to RXN. These inputs are AC coupled with 220-nF capacitors assembled on the package substrate.						
TX0N	H15	Output	Inverting and non-inverting 50-Ω driver outputs. Compatible with AC-coupled differential						
TX0P	G15	Output	inputs.						
TX1N	J13	Output	Inverting and non-inverting 50- $\Omega$ driver outputs. Compatible with AC-coupled differential						
TX1P	H13	Output	inputs.						



## Pin Functions (continued)

PI	IN		i iii i diletions (continued)				
NAME	NO.	I/O	DESCRIPTION				
TX2N	J11	Output	Inverting and non-inverting 50-Ω driver outputs. Compatible with AC-coupled differential				
TX2P	H11	Output	inputs.				
TX3N	J9	Output	Inverting and non-inverting 50-Ω driver outputs. Compatible with AC-coupled differential				
TX3P	H9	Output	inputs.				
TX4N	J7	Output	Inverting and non-inverting 50-Ω driver outputs. Compatible with AC-coupled differential				
TX4P	H7	Output	inputs.				
TX5N	J5	Output	Inverting and non-inverting 50-Ω driver outputs. Compatible with AC-coupled differential				
TX5P	H5	Output	puts.				
TX6N	J3	Output	Inverting and non-inverting $50-\Omega$ driver outputs. Compatible with AC-coupled differential				
TX6P	НЗ	Output	inputs.				
TX7N	H1	Output	Inverting and non-inverting $50-\Omega$ driver outputs. Compatible with AC-coupled differential				
TX7P	G1	Output	inputs.				
CALIBRATION	I CLOCK PINS	(FOR SUPPOR	RTING UPGRADE PATH TO PIN-COMPATIBLE RETIMER DEVICE)				
CAL_CLK_IN	E1	Input	25-MHz (±100 PPM) 2.5-V single-ended clock from external oscillator. No stringent phase noise or jitter requirements on this clock. <i>A 25-MHz input clock is only required if there is a need to support a future upgrade to the pin-compatible Retimer device.</i> If there is no need to support a future upgrade to a pin-compatible Retimer device, then a 25-MHz clock is not required. This input pin has a weak active pull-down and can be left floating if the CAL_CLK feature is not required.				
CAL_CLK_ OUT	E15	Output	2.5-V buffered replica of calibration clock input (pin E1) for connecting multiple devices in a daisy-chained fashion.				
SYSTEM MAN	AGEMENT BU	S (SMBus) PIN	S				
ADDR0	D13	Input, 4-Level					
ADDR1	E13	Input, 4-Level	power-up. The multi-level nature of these pins allows for 16 unique device addresses. The four strap options include: 0: 1 k $\Omega$ to GND R: 10 k $\Omega$ to GND F: Float 1: 1 k $\Omega$ to VDD				
ALL_DONE_ N	D3	Output, LVCMOS	Indicates the completion of a valid EEPROM register load operation when in SMBus master mode (EN_SMB = Float):   High = External EEPROM load failed or incomplete.   Low = External EEPROM load successful and complete.   When in SMBus slave mode (EN_SMB = 1 k $\Omega$ to VDD), this output will be high-Z until READ_EN_N is driven low, at which point ALL_DONE_N will be driven low. This behavior allows the reset signal connected to READ_EN_N of one device to propagate to the subsequent devices when ALL_DONE_N is connected to READ_EN_N in an SMBus slave mode application.				
EN_SMB	E3	Input, 4-Level	4-level 2.5-V input used to select between SMBus master mode (float) and SMBus slave mode (high). The four defined levels are: 0: 1 k $\Omega$ to GND - RESERVED R: 10 k $\Omega$ to GND - RESERVED F: Float - SMBus master mode 1: 1 k $\Omega$ to VDD - SMBus slave mode				
READ_EN_N	F13	Input, LVCMOS	Pin has weak pull-up. This pin is 3.3 V tolerant. SMBus master mode (EN_SMB = Float): When asserted low, initiates the SMBus master mode EEPROM read function. Once EEPROM read is complete (indicated by assertion of ALL_DONE_N low), this pin can be held low for normal device operation. SMBus slave mode (EN_SMB = 1 k $\Omega$ to VDD): When asserted low, this causes the device to be held in reset (SMBus state machine reset and register reset). This pin should be pulled high or left floating for normal operation in SMBus slave mode.				
SDA	E12	I/O, 3.3-V LVCMOS, Open Drain	SMBus data input and open drain output. External 2-k $\Omega$ to 5-k $\Omega$ pull-up resistor is required. This pin is 3.3-V LVCMOS tolerant.				



## Pin Functions (continued)

PIN			
NAME	NO.	I/O	DESCRIPTION
SDC	F12	I/O, 3.3-V LVCMOS, Open Drain	SMBus clock input and open drain clock output. External 2-k $\Omega$ to 5-k $\Omega$ pull-up resistor is required. This pin is 3.3-V LVCMOS tolerant.
MISCELLAN	NEOUS PINS		
INT_N	F3	No Connect	No connect on package. For applications using multiple repeaters and retimers, this pin should be connected to other devices' INT_N pins. This is only a recommendation for cases where there is a need to support a potential future upgrade to the pin-compatible retimer device, which uses this pin as an interrupt signal to a system controller.
TEST0	E2	Input, LVCMOS	Reserved test pin. During normal (non-test-mode) operation, this pin is configured as an input and therefore is not affected by the presence of a signal. This pin may be left floating,
TEST1	E14	Input, LVCMOS	tied to GND, or connected to a 2.5-V (max) output.
POWER			
GND	A1, A2, A4, A6, A8, A10, A12, A14, A15, B2, B4, B6, B8, B10, B12, B14, C2, C3, C4, C5, C6, C7, C8, C9, C10, C11, C12, C13, C14, D1, D2, D4, D5, D7, D9, D11, D12, D14, D15, E4, E11, F1, F2, F4, F5, F7, F9, F11, F14, F15, G2, G3, G4, G5, G6, G7, G8, G9, G10, G11, G12, G13, G14, H2, H4, H6, H8, H10, H12, H14, J1, J2, J4, J6, J8, J10, J12, J14, J15	Power	Ground reference. The GND pins on this device should be connected through a low-impedance path to the board GND plane.
VDD	D6, D8, D10, E5, E6, E7, E8, E9, E10, F6, F8, F10	Power	Power supply, VDD = 2.5 V ±5%. Use at least six de-coupling capacitors between the Repeater's VDD plane and GND as close to the Repeater as possible. For example, four 0.1- $\mu$ F capacitors and two 1- $\mu$ F capacitors directly beneath the device or as close to the VDD pins as possible. The VDD pins on this device should be connected through a low-resistance path to the board VDD plane. For more information, see <i>Power Supply Recommendations</i> .



### 6 Specifications

### 6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted). (1)

		MIN	MAX	UNIT
VDD <sub>ABSMAX</sub>	Supply voltage (VDD)	-0.5	2.75	V
VIO <sub>2.5V,ABSMAX</sub>	2.5 V I/O voltage (LVCMOS and CMOS)	-0.5	2.75	V
VIO <sub>3.3V,ABSMAX</sub>	Open drain and 3.3 V-tolerance I/O voltage (SDA, SDC, READ_EN_N)	-0.5	4	V
VIO <sub>HS,ABSMAX</sub>	High-speed I/O voltage (RXnP, RXnN, TXnP, TXnN)	-0.5	2.75	V
TJ <sub>ABSMAX</sub>	Junction temperature		150	°C
T <sub>stg</sub>	Storage temperature	-40	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101	±750	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±2 kV
may actually have higher performance.

### 6.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
VDD	Supply voltage, VDD to GND	DC plus AC power should not exceed these limits	2.375	2.5	2.625	V
		Supply noise, DC to <50 Hz, sinusoidal			250	mVpp
N <sub>VDD</sub>	Supply noise tolerance (1)	Supply noise, 50 Hz to 10 MHz, sinusoidal			20	mVpp
		Supply noise, >10 MHz, sinusoidal			10	mVpp
$T_{RampVDD}$	VDD supply ramp time	From 0 V to 2.375 V	150			μs
$T_J$	Operating junction temperature		-40		110	С
T <sub>A</sub>	Operating ambient temperature		-40		85	С
VDD <sub>SMBUS</sub>	SMBus SDA and SDC Open Drain Termination Voltage	Supply voltage for open drain pull-up resistor			3.6	V
F <sub>SMBus</sub>	SMBus clock (SDC) frequency in SMBus slave mode				400	kHz

<sup>(1)</sup> Sinusoidal noise is superimposed to supply voltage with negligible impact to device function or critical performance shown in the Electrical Table.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### 6.4 Thermal Information

	THERMAL METRIC (1)	CONDITIONS / ASSUMPTIONS	VALUE	UNIT
		4-layer JEDEC board	45.2	
		10-layer 8-in x 6-in board	26.3	90044
$R_{\theta JA}$	Junction-to-ambient thermal resistance	20-layer 8-in x 6-in board	24.8	°C/W
		30-layer 8-in x 6-in board	22.7	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	4-layer JEDEC board	26.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	4-layer JEDEC board	25.8	°C/W
	Junction-to-top characterization parameter	4-layer JEDEC board	13.3	
		10-layer 8-in x 6-in board	13.0	20044
ΨЈТ		20-layer 8-in x 6-in board	13.0	°C/W
		30-layer 8-in x 6-in board	13.0	
		4-layer JEDEC board	22.8	
	hander to be and about all all all all all all all all all al	10-layer 8-in x 6-in board	21.4	20044
ΨЈВ	Junction-to-board characterization parameter	20-layer 8-in x 6-in board	21.1	°C/W
		30-layer 8-in x 6-in board	20.8	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### 6.5 Electrical Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER				•	•	
M.		Channel enabled and in linear mode with maximum driver VOD (DRV_SEL_VOD = 3). Static power consumption not included.		82	97 <sup>(1)</sup>	mW
W <sub>channel</sub>	Power consumption per active channel	Channel enabled and in linear mode with minimum driver VOD (DRV_SEL_VOD = 0). Static power consumption not included.		75	89 <sup>(1)</sup>	mW
<b>M</b>	Power consumption per active channel	Channel enabled and in FIR limiting mode with C0 = 31 and maximum driver VOD (DRV_SEL_VOD = 3).  Static power consumption not included.		105	123 (1)	mW
W <sub>channel_</sub> FIR	rower consumption per active channel	Channel enabled and in FIR limiting mode with C0 = 31 and minimum driver VOD (DRV_SEL_VOD = 0). Static power consumption not included.		97	115 <sup>(1)</sup>	mW
W <sub>static_total</sub>	Idle (static) mode total device power consumption	Channels disabled and powered down (DRV_PD = 1, EQ_PD = 1).		110	132 <sup>(1)</sup>	mW
	Active mode total device supply	All channels enabled and in linear mode with maximum driver VOD (DRV_SEL_VOD = 3).		307	347	mA
I <sub>total</sub>	current consumption	All channels enabled and in linear mode with minimum driver VOD (DRV_SEL_VOD = 0).		283	322	mA

<sup>(1)</sup> Max values assume VDD = 2.5 V + 5%.



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Active mode total device supply	All channels enabled and in FIR limiting mode with C0 = 31 and maximum driver VOD (DRV_SEL_VOD = 3).		380	426	mA
<sup>I</sup> total_FIR	current consumption	All channels enabled and in FIR limiting mode with C0 = 31 and minimum driver VOD (DRV_SEL_VOD = 0).		355	401	mA
I <sub>static_total</sub>	Idle (static) mode total device supply current consumption	All channels disabled and powered down (DRV_PD = 1, EQ_PD = 1).		44	50	mA
LVCMOS D	C SPECIFICATIONS (CAL_CLK_IN, CAL	_CLK_OUT, READ_EN_N, ALL_DONE_	N, TEST[	1:0])		
V <sub>IH</sub>	High level input voltage		1.75		VDD	V
VIH	r light level input voltage	READ_EN_N pin only	1.75		3.6	V
$V_{IL}$	Low level input voltage		GND		0.7	V
V <sub>OH</sub>	High level output voltage	IOH = 4 mA	2			V
V <sub>OL</sub>	Low level output voltage	IOL = -4 mA			0.4	V
		Vinput = VDD, TEST[1:0] pins			16	μΑ
I <sub>IH</sub>	Input high leakage current	Vinput = VDD, CAL_CLK_IN pin			66	μΑ
		Vinput = VDD, READ_EN_N pin (2)			1	μΑ
		Vinput = 0 V, TEST[1:0] pins	-38			μA
I <sub>IL</sub>	Input low leakage current	Vinput = 0 V, CAL_CLK_IN pin (3)	-1			μΑ
		Vinput = 0 V, READ_EN_N pin (2)	<b>-</b> 55			μΑ
4-LEVEL LO	OGIC ELECTRICAL SPECIFICATIONS (A	PPLIES TO 4-LEVEL INPUT CONTROL	PINS AD	DR0, ADD	R1, and E	EN_SMB)
I <sub>IH</sub>	Input high leakage current				105	μA
I <sub>IL</sub>	Input low leakage current		-253			μA
	High level (1) input voltage			0.95 × VDD		V
$V_{TH}$	Float level input voltage			0.67 × VDD		V
	10 K to GND input voltage			0.33 × VDD		V
	Low level (0) input voltage			0.1		V
HIGH-SPEE	D DIFFERENTIAL INPUTS (RXnP, RXnN	)				
	CTI E high fraguescy becat	Measured with maximum CTLE setting and maximum BW setting (EQ_BST1 = 7, EQ_BST2 = 7, EQ_BW = 3). Boost is defined as the gain at 14 GHz relative to 20 MHz.		25.6		dB
BST	CTLE high-frequency boost	Measured with maximum CTLE setting and maximum BW setting (EQ_BST1 = 7, EQ_BST2 = 7, EQ_BW = 3). Boost is defined as the gain at 12.9 GHz relative to 20 MHz.		25.3		dB

This pin has an internal weak pull-up. This pin has an internal weak pull-down. (2) (3)



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BST	CTLE high-frequency boost	Measured with minimum CTLE setting and minimum BW setting (EQ_BST1 = 0, EQ_BST2 = 0, EQ_BW = 0, EQ_EN_BYPASS = 1). Boost is defined as the gain at 14 GHz relative to 20 MHz.		2.4		dB
БЭТ	CTLE high-frequency boost	Measured with minimum CTLE setting and minimum BW setting (EQ_BST1 = 0, EQ_BST2 = 0, EQ_BW = 0, EQ_EN_BYPASS = 1). Boost is defined as the gain at 12.9 GHz relative to 20 MHz.		2.4		dB
BST <sub>delta</sub> CTLE high-frequency gain variation	CTI E high fraguescu sain variation	Measured with maximum CTLE setting (EQ_BST1 = 7, EQ_BST2 = 7). Gain variation is defined as the total change in gain at 14 GHz due to temperature and voltage variation.		< 3		dB
	CTLE nign-frequency gain variation	Measured with maximum CTLE setting (EQ_BST1 = 7, EQ_BST2 = 7). Gain variation is defined as the total change in gain at 12.9 GHz due to temperature and voltage variation.		< 3		dB
	CTLE high-frequency gain variation	Measured with minimum CTLE setting (EQ_BST1 = 0, EQ_BST2 = 0, EQ_EN_BYPASS = 1). Gain variation is defined as the total change in gain at 14 GHz due to temperature and voltage variation.		< 2		dB
BST <sub>delta</sub>		Measured with minimum CTLE setting (EQ_BST1 = 0, EQ_BST2 = 0, EQ_EN_BYPASS = 1). Gain variation is defined as the total change in gain at 12.9 GHz due to temperature and voltage variation.		< 2		dB
		50 MHz to 3.7 GHz		< -14		dB
DI	land differential natural land	3.7 GHz to 10 GHz		< -12		dB
RL <sub>SDD11</sub>	Input differential return loss	10 GHz to 14.1 GHz		< -8		dB
		14.1 GHz to 20 GHz		< -6		dB
		100 MHz to 3.3 GHz		< -35		dB
RL <sub>SDC11</sub>	Input differential-to-common-mode return loss	3.3 GHz to 12.9 GHz		< -26		dB
	101411111000	12.9 GHz to 20 GHz		< -22		dB
DI	Input common made voture los-	100 MHz to 10 GHz		< -7		dB
RL <sub>SCC11</sub>	Input common-mode return loss	10 GHz to 20 GHz		< -8		dB
V <sub>SDAT</sub>	AC signal detect assert (ON) differential voltage threshold level	Minimum input peak-to-peak amplitude level at device pins required to assert signal detect. 25.78125 Gbps with PRBS7 pattern and 20 dB loss channel.		196		mVpp
V <sub>SDDT</sub>	AC signal detect de-assert (OFF) differential voltage threshold level	Maximum input peak-to-peak amplitude level at device pins which causes signal detect to de-assert. 25.78125 Gbps with PRBS7 pattern and 20 dB loss channel.		147		mVpp



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		Measured with the highest wide-band gain setting (EQ_HIGH_GAIN = 1, DRV_SEL_VOD = 3). Measured with minimal input channel and minimum EQ using a 1 GHz signal.		850		mVpp
VID	Input amplitude linear range. The maximum VID for which the repeater	Measured with a mid wide-band gain setting (EQ_HIGH_GAIN = 1, DRV_SEL_VOD = 0). Measured with minimal input channel and minimum EQ using a 1 GHz signal.		900		mVpp
VID <sub>linear</sub>	remains linear, defined as ≤1 dB compression of Vout/Vin.	Measured with a mid wide-band gain setting (EQ_HIGH_GAIN = 0, DRV_SEL_VOD = 3). Measured with minimal input channel and minimum EQ using a 1 GHz signal.		1050		mVpp
		Measured with the lowest wide-band gain setting (EQ_HIGH_GAIN = 0, DRV_SEL_VOD = 0). Measured with minimal input channel and minimum EQ using a 1 GHz signal.		1250		mVpp
HIGH-SPEED	DIFFERENTIAL OUTPUTS (TXnP, TXn	N)				
PRE <sub>DEM-MAX</sub>	Maximum pre-cursor de-emphasis in FIR limiting mode	Measured with an 16T pattern at 28.125 Gbps using C(0), Reg_0x0B[4:0], set to 0x0C, C(-1), Reg_0x0D[3:0], set to 0xF, and C(+1), Reg_0x0C[3:0], set to 0x0. TX drv_sel_fir, Reg_0x06[0], set to 0x1.		-11		dB
PST <sub>DEM-MAX</sub>	Maximum post-cursor de-emphasis in FIR limiting mode	Measured with an 16T pattern at 28.125 Gbps using C(0), Reg_0x0B[4:0], set to 0x0C, C(-1), Reg_0x0D[3:0], set to 0x0, and C(+1), Reg_0x0C[3:0], set to 0xF. TX drv_sel_fir, Reg_0x06[0], set to 0x1.		-11		dB
T <sub>PRE</sub>	Pre-cursor FIR tap delay in FIR limiting mode	Independent of data rate		28		ps
T <sub>PST</sub>	Post-cursor FIR tap delay in FIR limiting mode	Independent of data rate		25		ps
VOD <sub>LIM-MIN</sub>	Minimum differential output amplitude	Measured with a 16T pattern at 25.78125 Gbps using C(0), Reg_0x0B[4:0], set to 0x00, C(-1), Reg_0x0D[3:0], set to 0x0, and C(+1), Reg_0x0C[3:0], set to 0x0. TX drv_sel_fir, Reg_0x06[0], set to 0x1. VOD, Reg_0x06[7:6], set to 0x0.		185		mVpp
	in FIR limiting mode	Measured with a 16T pattern at 25.78125 Gbps using C(0), Reg_0x0B[4:0], set to 0x00, C(-1), Reg_0x0D[3:0], set to 0x0, and C(+1), Reg_0x0C[3:0], set to 0x0. TX drv_sel_fir, Reg_0x06[0], set to 0x1. VOD, Reg_0x06[7:6], set to 0x3.		360		mVpp



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
VOD	Maximum differential output amplitude	Measured with a 16T pattern at 25.78125 Gbps using C(0), Reg_0x0B[4:0], set to 0x1F, C(-1), Reg_0x0D[3:0], set to 0x0, and C(+1), Reg_0x0C[3:0], set to 0x0. TX drv_sel_fir, Reg_0x06[0], set to 0x1. VOD, Reg_0x06[7:6], set to 0x0.		705		mVpp	
VOD <sub>LIM-MAX</sub>	in FIR limiting mode	Measured with a 16T pattern at 25.78125 Gbps using C(0), Reg_0x0B[4:0], set to 0x1F, C(-1), Reg_0x0D[3:0], set to 0x0, and C(+1), Reg_0x0C[3:0], set to 0x0. TX drv_sel_fir, Reg_0x06[0], set to 0x1. VOD, Reg_0x06[7:6], set to 0x3.		1260		mVpp	
VOD <sub>idle</sub>	Differential output amplitude, TX disabled or otherwise muted			< 10		mVpp	
G	Vout/Vin wide-band amplitude gain in	Measured with the highest wide-band gain setting (EQ_HIGH_GAIN = 1, DRV_SEL_VOD = 3) at 20 MHz.		4.5		dB	
$G_DC$	linear mode	Measured with the lowest wide-band gain setting (EQ_HIGH_GAIN = 0, DRV_SEL_VOD = 0) at 20 MHz.		<b>-</b> 5		ub	
V <sub>cm-TX-AC</sub>	Common-mode AC output noise	Defined as (TXP + TXN)/2. Measured with a low-pass filter with 3-dB bandwidth at 33 GHz.		6		mV, RMS	
V <sub>cm-TX-DC</sub>	Common-mode DC output	Defined as (TXP + TXN)/2. Measured with a DC signal.	0.75	0.96	1.05	V	
RJ <sub>ADD-RMS</sub>	Additive random jitter	Measured single-endedly on a Keysight E5505A phase noise measurement solution with a 28-Gbps 1010 pattern, from 2 kHz to 20 MHz.		11		fs RMS	
		50 MHz to 4.8 GHz		< -16			
D.	Output differential-to-differential return	4.8 GHz to 10 GHz		< -15			
RL <sub>SDD22</sub>	loss	10 GHz to 14.1 GHz		< -8		dB	
		14.1 GHz to 20 GHz		< -8			
		50 MHz to 6.0 GHz		< -21			
5.	Output common-mode-to-differential	6.0 GHz to 12.9 GHz		< -22			
RL <sub>SCD22</sub>	return loss	12.9 GHz to 14.1 GHz		< -21		dB	
		14.1 GHz to 20 GHz		< -20		-	
		50 MHz to 3.3 GHz		< -13			
RL <sub>SCC22</sub>	Output common-mode return loss	3.3 GHz to 10.3 GHz		< -11		dB	
		10.3 GHz to 20 GHz		< -9			
$t_r$ , $t_f$	Transition time (20%-80%) in FIR	Measured at 28.125 Gbps with 16T data pattern using C(0), Reg_0x0B[4:0], set to 0x00, C(-1), Reg_0x0D[3:0], set to 0x0, and C(+1), Reg_0x0C[3:0], set to 0x0. TX drv_sel_fir, Reg_0x06[0], set to 0x1.		19.9		ps	
	limiting mode	Measured at 28.125 Gbps with 16T data pattern using C(0), Reg_0x0B[4:0], set to 0x1F, C(-1), Reg_0x0D[3:0], set to 0x0, and C(+1), Reg_0x0C[3:0], set to 0x0. TX drv_sel_fir, Reg_0x06[0], set to 0x1.		25.8		ps	



Over operating free-air temperature range (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OTHER PA	RAMETERS					
t <sub>D</sub>	Input-to-output latency (propagation delay) through a channel	Linear mode		100		ps
t <sub>D</sub>	Input-to-output latency (propagation delay) through a channel	FIR limiting mode, Reg_0x06[0]=1		160		ps
t <sub>SK</sub>	Channel-to-channel interpair skew	Latency difference between channels.		<14		ps
T <sub>EEPROM</sub> EEPROM configuration load time	Time to assert ALL_DONE_N after REAN_EN_N has been asserted. Single device reading its configuration from an EEPROM with common channel configuration. This time scales with the number of devices reading from the same EEPROM. Does not include power-on reset time.			4		
	EEPROW Configuration load time	Time to assert ALL_DONE_N after REAN_EN_N has been asserted. Single device reading its configuration from an EEPROM. Noncommon channel configuration. This time scales with the number of devices reading from the same EEPROM. Does not include power-on reset time.			7	ms
T <sub>POR</sub>	Power-on reset assertion time	Internal power-on reset (PoR) stretch between stable power supply and deassertion of internal PoR. The SMBus address is latched on the completion of the PoR stretch, and SMBus accesses are permitted once PoR completes.			60	ms

### 6.6 Electrical Characteristics – Serial Management Bus Interface

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{IH}$	Input high level voltage	SDA and SDC	1.75		3.6	V
$V_{IL}$	Input low level voltage	SDA and SDC	GND		0.8	V
$V_{OL}$	Output low level voltage	SDA and SDC, I <sub>OL</sub> = 1.25 mA	GND		0.4	V
C <sub>IN</sub>	Input pin capacitance	SDA and SDC		15		pF
I <sub>IN</sub>	Input current	SDA or SDC, VINPUT = VIN, VDD, GND	-18		18	μА

### 6.7 Timing Requirements – Serial Management Bus Interface

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
RECOMMENDED SMBus SWITCHING CHARACTERISTICS (SMBus SLAVE MODE)								
f <sub>SDC</sub>	SDC clock frequency	EN_SMB = 1 k to VDD (Slave Mode)	10	100	400	kHz		
T <sub>SDA-HD</sub>	Data hold time			0.75		ns		
T <sub>SDA-SU</sub>	Data setup time			100		ns		
T <sub>SDA-R</sub>	SDA rise time, read operation	Pull-up resistor = 1 k $\Omega$ , Cb = 50 pF		150		ns		
T <sub>SDA-F</sub>	SDA fall time, read operation	Pull-up resistor = 1 k $\Omega$ , Cb = 50 pF		4.5		ns		
SMBus SWI	TCHING CHARACTERISTICS (SMBu	IS MASTER MODE)						
f <sub>SDC</sub>	SDC clock frequency	EN_SMB = Float (Master Mode)	260	303	346	kHz		
T <sub>SDC-LOW</sub>	SDC low period		1.66	1.90	2.21	μs		
T <sub>SDC-HIGH</sub>	SDC high period		1.22	1.40	1.63	μs		
T <sub>HD-START</sub>	Hold time start operation			0.6		μs		





### Timing Requirements - Serial Management Bus Interface (continued)

Over operating free-air temperature range (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
T <sub>SU-START</sub>	Setup time start operation			0.6		μs
T <sub>SDA-HD</sub>	Data hold time			0.9		μs
T <sub>SDA-SU</sub>	Data setup time			0.1		μs
T <sub>SU-STOP</sub>	Stop condition setup time			0.6		μs
T <sub>BUF</sub>	Bus free time between Stop-Start			1.3		μs
T <sub>SDC-R</sub>	SDC rise time	Pull-up resistor = 1 k $\Omega$		300		ns
T <sub>SDC-F</sub>	SDC fall time	Pull-up resistor = 1 k $\Omega$		300		ns

### 6.8 Typical Characteristics







### 7 Detailed Description

#### 7.1 Overview

The DS280BR820 is an eight-channel multi-rate linear repeater with integrated signal conditioning. The eight channels operate independently from one another. Each channel includes a continuous-time linear equalizer (CTLE), an optional FIR filter and a linear output driver, which compensate for the presence of a dispersive transmission channel between the source transmitter and the final receiver.

All receive channels on the DS280BR820 are AC-coupled with physical AC coupling capacitors (220 nF ±20%) on the package substrate. This ensures common mode voltage compatibility with all link partner transmitters and eliminates the need for AC coupling capacitors on the system PCB, thereby saving cost and greatly reducing PCB routing complexity.


The DS280BR820 is configurable through a single SMBus port. The DS280BR820 can also act as an SMBus master to configure itself from an EEPROM.

注

The DS280BR820 offers improved high-frequency boost and bandwidth compared to the DS280BR810. The DS280BR810 has series AC coupling capacitors on both the RX and TX pins, whereas the DS280BR820 has series AC coupling capacitors on the RX inputs only. The DS280BR820 and DS280BR810 are otherwise pin-to-pin compatible and share the same register programming interface.

The sections which follow describe the functionality of various circuits and features within the DS280BR820. For more information about how to program or operate these features, consult the DS280BR820 Programming Guide.

### 7.2 Functional Block Diagram





#### 7.3 Feature Description

#### 7.3.1 Device Data Path Operation

The DS280BR820 data path consists of several key blocks as shown in *Functional Block Diagram*. These key circuits are:

- AC-Coupled Receiver Inputs
- Signal Detect
- 2-Stage CTLE
- Driver DC Gain Control
- FIR Filter (Limiting Mode)
- Configurable SMBus Address

#### 7.3.2 AC-Coupled Receiver Inputs

The differential receiver for each DS280BR820 channel contains an integrated on-die  $100-\Omega$  differential termination as well as  $220-nF \pm 20\%$  series AC coupling capacitors embedded onto the package substrate.

#### 7.3.3 Signal Detect

Each DS280BR820 high speed receiver has a signal detect circuit which monitors the energy level on the inputs. The signal detect circuit will enable the high-speed data path if a signal is detected, or power it off if no signal is detected. By default, this feature is enabled, but can be manually controlled though the SMBus channel registers. This can be useful if it is desired to manually force channels to be disabled. For information on how to manually operate the signal detect circuit refer to the DS280BR820 Programming Guide.

### 7.3.4 2-Stage CTLE

The continuous-time linear equalizer (CTLE) in the DS280BR820 consists of two stages which are configurable via the SMBus channel registers. This CTLE is designed to be highly linear to allow the DS280BR820 to preserve the transmitter's pre-cursor and post cursor signal characteristics. This highly linear behavior enables the DS280BR820 to be used in applications that use protocols such as link training, where it is important to recover and pass through incremental changes in transmit equalization.

Each stage in the CTLE has 3-bit boost control. The first CTLE stage provides a coarse adjustment of the total boost. Larger settings correspond to higher total boost. The first stage can be bypassed entirely to achieve the lowest possible total boost. The second CTLE stage acts as a fine adjustment on the total boost and impacts the shape of the boost curve accordingly. Larger settings correspond to higher total boost. The bandwidth of the CTLE can be adjusted using a 2-bit bandwidth control. Larger settings correspond to higher total bandwidth. For information on how to program the CTLE refer to the DS280BR820 Programming Guide.

In addition to high-frequency boost, the CTLE can apply wide-band amplitude gain. There are two settings (high-gain and low-gain) which work together with the driver DC gain control to affect the total input-to-output wide-band amplitude gain.

#### 7.3.5 Driver DC Gain Control

In addition to the high-frequency boost provided by the CTLE, the DS280BR820 is also able to provide additional DC or low-frequency gain. The effective DC gain is controlled by a 3-bit field, allowing for eight levels of DC attenuation or DC gain. For information on how to configure the DC gain refer to the DS280BR820 Programming Guide.

#### 7.3.6 FIR Filter (Limiting Mode)

The DS280BR820 has an optional limiting mode with a fixed-delay 3-tap finite impulse response (FIR) filter to provide transmit equalization. This FIR can be configured to apply pre-cursor and post-cursor boost to the high speed signal. The FIR filter also allows for main cursor amplitude control. The tap polarities in the FIR filter are fixed to allow for pre-cursor or post-cursor boost to be applied to the signal.

#### **Feature Description (continued)**




図 4. 3-Tap FIR Filter Block Diagram

Linear mode is recommended for the majority of applications, especially those which require Link Training. Common protocols such as 100 GbE and 40 GbE CR4/KR4, 50 GbE and 25 GbE CR, 10 GbE KR, InfiniBand EDR, and others require Link Training. Linear mode is required for Link Training so that the ASIC transmitter precursor and post-cursor coefficients can propagate through the DS280BR820 in a transparent fashion. For applications which do not utilize Link Training, limiting mode may be used to provide output pre-cursor and post-cursor equalization for the purpose of improving the far-end eye opening. If the downstream receiver SerDes uses a decision feedback equalizer (DFE) to equalize the signal, the linear mode may be preferable to the limiting mode. DFE circuits often perform best when operating on a linear signal.

#### 7.3.7 Configurable SMBus Address

The DS280BR820's SMBus slave address is strapped at power up using the ADDR[1:0] pins. The pin state is read on power up, after the internal power-on reset completes. The ADDR[1:0] pins are four-level LVCMOS IOs, which provide for 16 unique SMBus addresses. 表 1 lists the DS280BR820 SMBus slave address options.

表 1. SMBus Address Map

7-BIT SLAVE ADDRESS	8-BIT WRITE ADDRESS	REQUIRED ADDRESS	S PIN STRAP VALUE
7-BIT SLAVE ADDRESS	6-BIT WRITE ADDRESS	ADDR1	ADDR0
0x18	0x30	0	0
0x19	0x32	0	R
0x1A	0x34	0	F
0x1B	0x36	0	1
0x1C	0x38	R	0
0x1D	0x3A	R	R
0x1E	0x3C	R	F
0x1F	0x3E	R	1
0x20	0x40	F	0
0x21	0x42	F	R
0x22	0x44	F	F
0x23	0x46	F	1
0x24	0x48	1	0
0x25	0x4A	1	R
0x26	0x4C	1	F
0x27	0x4E	1	1



#### 7.4 Device Functional Modes

#### 7.4.1 SMBus Slave Mode Configuration


To configure the DS280BR820 for SMBus slave mode connect the EN\_SMB pin to VDD with a 1 k $\Omega$  resistor. When the DS280BR820 is configured for SMBus slave mode operation the READ\_EN\_N becomes an active-low reset pin, resetting register values when driven to LOW, or V<sub>IL</sub>. Additionally, when the DS280BR820 is configured for SMBus slave mode the ALL\_DONE\_N output pin is high-Z; except for when READ\_EN\_N is driven LOW which causes ALL\_DONE\_N to also be driven LOW. Refer to *Register Maps* for additional register information.

#### 7.4.2 SMBus Master Mode Configuration (EEPROM Self Load)

To configure the DS280BR820 for SMBus master mode, leave the EN\_SMB pin floating (no connect). If the DS280BR820 is configured for SMBus master mode, it will remain in the SMBus IDLE state until the READ\_EN\_N pin is asserted to LOW. Once the READ\_EN\_N pin is driven LOW, the DS280BR820 becomes an SMBus master and attempts to self-configure by reading device settings stored in an external EEPROM (SMBus 8-bit address 0xA0). When the DS280BR820 has finished reading from the EEPROM successfully, it will drive the ALL\_DONE\_N pin LOW and then change from an SMBus master to an SMBus slave. Not all bits in the register map can be configured through an EEPROM load. Refer to the Programming Guide for more information.

When designing a system for using the external EEPROM, the user must follow these specific guidelines:

- Maximum EEPROM size is 8 kb (1024 x 8-bit)
- Set EN SMB = FLOAT, configure for SMBus master mode
- The external EEPROM device address byte must be 0xA0 and capable of 400 kHz operation at 2.5-V or 3.3-V supply.
- Configure the ADDR[1:0] inputs to select the SMBus slave address for the DS280BR820. Once the DS280BR820 completes its EEPROM load the device becomes a slave on the control bus.



Tie first device's READ\_EN\_N pin low to automatically initiate EEPROM read at power up, or control this pin from a device to initiate EEPROM read manually.

Leave final device's ALL\_DONE\_N pin floating or connect to a control chip to monitor completion of final EEPROM read.

#### ☑ 5. Example Daisy Chain for Multiple Device Single EEPROM Configuration

When tying multiple DS280BR820 devices to the SDA and SDC bus, use these guidelines to configure the devices for SMBus master mode:

- Use SMBus ADDR[1:0] address bits so that each device can load its configuration from the EEPROM. The
  example below is for four devices. The first device in the sequence conventionally uses the 8-bit slave write
  address 0x30, while subsequent devices follow the address order listed below.
  - DS280BR820 instance 1 (U1): ADDR[1:0] = {0, 0} = 0x30
  - DS280BR820 instance 2 (U2): ADDR[1:0] = {0, R} = 0x32
  - DS280BR820 instance 3 (U3): ADDR[1:0] = {0, F} = 0x34
  - DS280BR820 instance 4 (U4): ADDR[1:0] = {0, 1} = 0x36
- Use a pull-up resistor on SDA and SDC; resistor value = 2 k $\Omega$  to 5 k $\Omega$  is adequate.
- Float (no connect) the EN\_SMB pin (E3) on all DS280BR820 devices to configure them for SMBus master mode. The EN\_SMB pin should not be dynamically changed between the high and float states.



#### **Device Functional Modes (continued)**

- Daisy-chain READ\_EN\_N (pin F13) and ALL\_DONE\_N (pin D3) from one device to the next device in the following sequence so that they do not compete for master control of the EEPROM at the same time.
  - 1. Tie READ\_EN\_N of the first device in the chain (U1) to GND to trigger EEPROM read immediately after the DS280BR820 power-on reset (PoR) completes. Alternatively, drive the READ\_EN\_N pin from a control device (micro-controller or FPGA) to trigger the EEPROM read at a specific time.
  - 2. Tie ALL\_DONE\_N of U1 to READ\_EN\_N of U2
  - 3. Tie ALL\_DONE\_N of U2 to READ\_EN\_N of U3
  - 4. Tie ALL\_DONE\_N of U3 to READ\_EN\_N of U4
  - 5. Optional: Tie ALL\_DONE\_N output of U4 to a micro-controller or an LED to show the devices have been loaded successfully.

Once the ALL\_DONE\_N status pin of the last device is flagged to indicate that all devices sharing the SMBus line have been successfully programmed, control of the SMBus line is released by the DS280BR820. The device then reverts back to SMBus slave mode. At this point, an external MCU can perform any additional Read or Write operations to the DS280BR820.

Refer to the Programming Guide for additional information concerning SMBus master mode.

#### 7.5 Programming

The DS280BR820 can be programmed in two ways. The DS280BR820 can be configured as an SMBus slave (EN\_SMB = HIGH) or the device can temporarily act as an SMBus master and load its configuration settings from an external EEPROM (EN\_SMB = FLOAT). Refer to SMBus Slave Mode Configuration and SMBus Master Mode Configuration (EEPROM Self Load) for details.

### 7.5.1 Transfer of Data with the SMBus Interface

The System Management Bus (SMBus) is a two-wire serial interface through which a master can communicate with various system components. Slave devices are identified by a unique device address. The two-wire serial interface consists of SDC and SDA signals. SDC is a clock output from the master to all of the slave devices on the bus. SDA is a bidirectional data signal between the master and slave devices. The DS280BR820 SMBus SDC and SDA signals are open drain and require external pull-up resistors.

#### **Start and Stop Conditions:**

The master generates Start and Stop conditions at the beginning and end of each transaction:

- Start: HIGH to LOW transition (falling edge) of SDA while SDC is HIGH.
- Stop: LOW to HIGH transition (rising edge) of SDA while SDC is HIGH.

The master generates 9 clock pulses for each byte transfer. The 9th clock pulse constitutes the acknowledge (ACK) cycle. The transmitter releases SDA to allow the receiver to send the ACK signal. An ACK is when the device pulls SDA LOW, while a NACK (no acknowledge) is recorded if the line remains HIGH.

Writing data from a master to a slave consists of three parts:

- The master begins with a start condition followed by the slave device address with the R/W bit cleared.
- The master sends the 8-bit register address that will be written.
- The master sends the data byte to write for the selected register address. The register address pointer will then increment, so the master can send the data byte for the subsequent register without re-addressing the device, if desired. The final data byte to write should be followed by a stop condition.

SMBus read operations consist of four parts:

- The master initiates the read cycle with start condition followed by slave device address with the R/W bit cleared.
- The master sends the 8-bit register address that will be read.
- After acknowledgment from the slave, the master initiates a re-start condition.
- The slave device address is resent followed with R/W bit set.
- After acknowledgment from the slave, the data is read back from the slave to the master. The last ACK is HIGH if there are no more bytes to read.



#### 7.6 Register Maps

Many of the registers in the DS280BR820 are divided into bit fields. This allows a single register to serve multiple purposes which may be unrelated. Often, configuring the DS280BR820 requires writing a bit field that makes up only part of a register value while leaving the remainder of the register value unchanged. The procedure for accomplishing this task is to read in the current value of the register to be written, modify only the desired bits in this value, and write the modified value back to the register. This sequence is commonly referred to as Read-Modify-Write. If the entire register is changed, rather than just a bit field within the register, it is not necessary to read in the current value of the register first.

Most register bits can be read or written to. However, some register bits are constrained to specific interface instructions.

Register bits can have the following interface constraints:

- R Read only
- RW Read/Write
- · RWSC Read/Write, Self-Clearing

### 7.6.1 Register Types: Global, Shared, and Channel

The DS280BR820 has 3 types of registers:

- 1. Global Registers These registers can be accessed at any time and are used to select between individual channel registers and shared registers, or to read back the TI ID and version information.
- 2. Shared Registers These registers are used for device-level configuration, status read back or control. Set register 0xFF[0] = 0 and configure 0xFF[5:4] to access the shared registers.
- 3. Channel Registers These registers are used to control and configure specific features for each individual channel. All channels have the same channel register set and can be configured independent of each other. Set register 0xFF[0] = 1 and configure register 0xFC to access the desired channel register set.

Refer to the Programming Guide for additional information on register configuration.

#### 7.6.2 Global Registers: Channel Selection and ID Information

The global registers can be accessed at any time, regardless of whether the shared or channel register set is selected. The DS280BR820 global registers are located at address 0xEF - 0xFF.

表 2.	Global	Regi	ster	Map
------	--------	------	------	-----

Addr [HEX]	Bit	Default [HEX]	Mode	EEPROM	Field	Description
0xEF		0x0C			General	
	7	0	RW	N	RESERVED	RESERVED
	6	0	RW	N	RESERVED	RESERVED
	5	0	RW	N	RESERVED	RESERVED
	4	0	RW	N	RESERVED	RESERVED
	3	1	R	N	DEVICE_ID_QUAD_ CNT[3]	TI device ID (quad count). Contains 0x0C.
	2	1	R	N	DEVICE_ID_QUAD_ CNT[2]	
	1	0	R	N	DEVICE_ID_QUAD_ CNT[1]	
	0	0	R	N	DEVICE_ID_QUAD_ CNT[0]	



## **Register Maps (continued)**

### 表 2. Global Register Map (continued)

Bit	Default [HEX]	Mode	EEPROM	Field	Description
	0x00			Version Revision	
7	0	R	N	TYPE	TI version ID. Contains 0x00.
6	0	R	N	VERSION[6]	
5	0	R	N	VERSION[5]	
4	0	R	N	VERSION[4]	
3	0	R	N	VERSION[3]	
2	0	R	N	VERSION[2]	
1	0	R	N	VERSION[1]	
0	0	R	N	VERSION[0]	
	0x40			Channel Control	
7	0	R	N	DEVICE_ID[7]	TI device ID. Contains 0x40.
6	1	R	N	DEVICE_ID[6]	
5	0	R	N	DEVICE_ID[5]	
4	0	R	N	DEVICE_ID[4]	
3	0	R	N	DEVICE_ID[3]	
2	0	R	N	DEVICE_ID[2]	
1	0	R	N	DEVICE_ID[1]	
0	0	R	N	DEVICE_ID[0]	
	0x00				
7	0	R	N		TI digital channel version ID. Contains 0x00.
4	0		N	CHAN_VERSION[0]	
					TI digital share version ID. Contains 0x00.
0		R	N		
-		DW	N.		0.1.1.1.7
					Select channel 7
					Select channel 6
				_	Select channel 5 Select channel 4
					Select channel 3
					Select channel 2
					Select channel 1
					Select channel 0
U U		1277	14	EN_ONO	ocici diamero
7		RW	N	RESERVED	RESERVED
					RESERVED
	0		N		RESERVED
					RESERVED
	0				RESERVED
	6 5 4 3 2 1 0 7 6 5 4 3 2 1 0	Bit         [HEX]           0x00         7           0         6           5         0           4         0           3         0           2         0           1         0           0         0           0         0           0         0           4         0           3         0           2         0           1         0           0	Bit         [HEX]         Mode           0x00         R           6         0         R           5         0         R           4         0         R           3         0         R           2         0         R           1         0         R           0         0         R           0         0         R           0         0         R           6         1         R           5         0         R           4         0         R           2         0         R           0         0         R           0         0         R           0         0         R           0         0         R           0         0         R           4         0         R           5         0         R           4         0         R           2         0         R           0         0         R           0         0         R           0         0         R	Bit         [HEX]         Mode         EEPROM           0x00         R         N           6         0         R         N           5         0         R         N           4         0         R         N           3         0         R         N           2         0         R         N           0         0         R         N           0         0         R         N           0         0         R         N           0         0         R         N           0         0         R         N           4         0         R         N           3         0         R         N           4         0         R         N           0         0         R         N           0         0         R         N           0         0         R         N           0         0         R         N           0         0         R         N           1         0         R         N           0         0	Bit



## **Register Maps (continued)**

### 表 2. Global Register Map (continued)

Addr [HEX]	Bit	Default [HEX]	Mode	EEPROM	Field	Description
0xFE		0x03			Vendor ID	
	7	0	R	N	VENDOR_ID[7]	TI vendor ID. Contains 0x03.
	6	0	R	N	VENDOR_ID[6]	
	5	0	R	N	VENDOR_ID[5]	
	4	0	R	N	VENDOR_ID[4]	
	3	0	R	N	VENDOR_ID[3]	
	2	0	R	N	VENDOR_ID[2]	
	1	1	R	N	VENDOR_ID[1]	
	0	1	R	N	VENDOR_ID[0]	
0xFF		0x10			Channel Control	
	7	0	RW	N	RESERVED	RESERVED
	6	0	RW	N	RESERVED	RESERVED
	5	0	RW	N	EN_SHARE_Q1	Select shared registers for Quad 1 (Channels 4-7).
	4	1	RW	N	EN_SHARE_Q0	Select shared registers for Quad 0 (Channels 0-3).
	3	0	RW	N	RESERVED	RESERVED
	2	0	RW	N	RESERVED	RESERVED
	1	0	RW	N	WRITE_ALL_CH	Allows customer to write to all channels as if they are the same, but only allows to read back from the channel specified in 0xFC and 0xFD.
						Note: EN_CH_SMB must be = 1 or else this function is invalid.
	0	0	RW	N	EN_CH_SMB	1: Enables SMBus access to the channels specified in register 0xFC.
						0: The shared registers are selected, see 0xFF[5:4].



## 7.6.3 Shared Registers

## 表 3. Shared Register Map

[HEX]	Bit	Default [HEX]	Mode	EEPROM	Field	Description
0x00		0x0C			General	
	7	0	R	Ν	I <sup>2</sup> C_ADDR[3]	I <sup>2</sup> C strap observation. The device 7-bit slave address is 0x18 +
	6	0	R	N	I <sup>2</sup> C_ADDR[2]	I <sup>2</sup> C_ADDR[3:0].
	5	0	R	N	I <sup>2</sup> C_ADDR[1]	
	4	0	R	N	I <sup>2</sup> C_ADDR[0]	
	3	0	R	N	RESERVED	RESERVED
	2	0	R	N	RESERVED	RESERVED
	1	0	R	N	RESERVED	RESERVED
	0	0	R	N	RESERVED	RESERVED
0x01		0x00			Version Revision	
	7	0	R	N	RESERVED	RESERVED
	6	0	R	N	RESERVED	RESERVED
	5	0	R	N	RESERVED	RESERVED
	4	0	R	N	RESERVED	RESERVED
	3	0	R	N	RESERVED	RESERVED
ļ	2	0	R	N	RESERVED	RESERVED
	1	0	R	N	RESERVED	RESERVED
	0	0	R	N	RESERVED	RESERVED
0x02		0x00			Channel Control	
	7	0	RW	N	RESERVED	RESERVED
	6	0	RW	N	RESERVED	RESERVED
	5	0	RW	N	RESERVED	RESERVED
	4	0	RW	N	RESERVED	RESERVED
	3	0	RW	N	RESERVED	RESERVED
	2	0	RW	N	RESERVED	RESERVED
	1	0	RW	N	RESERVED	RESERVED
	0	0	RW	N	RESERVED	RESERVED
0x03		0x00			Channel Control	
	7	0	RW	N	RESERVED	RESERVED
	6	0	RW	Ν	RESERVED	RESERVED
	5	0	RW	N	RESERVED	RESERVED
	4	0	RW	Ν	RESERVED	RESERVED
	3	0	RW	N	RESERVED	RESERVED
	2	0	RW	N	RESERVED	RESERVED
	1	0	RW	N	RESERVED	RESERVED
	0	0	RW	N	RESERVED	RESERVED
0x04		0x01			General	
	7	0	RW	N	RESERVED	RESERVED
	6	0	RWSC	N	RST_I <sup>2</sup> C_REGS	1: Reset shared registers, bit is self-clearing.
						0: Normal operation
	5	0	RWSC	N	RST_I <sup>2</sup> C_MAS	1: Self-clearing reset for I <sup>2</sup> C master.
						0: Normal operation
	4	0	RW	N	FRC_EEPRM_RD	Override EN_SMB and input chain status to force EEPROM Configuration.
						0: Normal operation
	3	0	RW	N	RESERVED	RESERVED
	2	0	RW	N	REGS_CLOCK_EN	RESERVED
	1	0	RW	N	I <sup>2</sup> C_MAS_CLK_EN	RESERVED
	0	1	RW	N	I <sup>2</sup> CSLV_CLK_EN	RESERVED



## 表 3. Shared Register Map (continued)

Addr [HEX]	Bit	Default [HEX]	Mode	EEPROM	Field	Description
0x05		0x00	cuc		General	
- CAGO	7	0	RW	N	DISAB_EEPRM_CFG	1: Disable Master Mode EEPROM Configuration (If not started, not
		· ·			5.6.15_22.1.111_6.6	effective midway or after configuration).
						0: Normal operation
	6	0	RW	N	CRC_EN	RESERVED
	5	0	RW	N	ML_TEST _CONTROL	RESERVED
	4	0	R	N	EEPROM_READING _DONE	Sets 1 when EEPROM reading is done.
	3	0	R	N	RESERVED	RESERVED
	2	0	R	Υ	CAL_CLK_INV_DIS	1: Disable the inversion of CAL_CLK_OUT.
						0: Normal operation, CAL_CLK_OUT is inverted with respect to CAL_CLK_IN.
	1	0	R	N	RESERVED	RESERVED
	0	0	R	N	TEST0_AS_CAL _CLK	RESERVED
0x06		0x00			General	
	7	0	RW	N	RESERVED	RESERVED
	6	0	RW	N	RESERVED	RESERVED
	5	0	RW	N	RESERVED	RESERVED
	4	0	RW	N	RESERVED	RESERVED
	3	0	RW	N	RESERVED	RESERVED
	2	0	RW	N	RESERVED	RESERVED
	1	0	RW	N	RESERVED	RESERVED
	0	0	RW	N	RESERVED	RESERVED
0x07		0x00			General	
	7	0	RW	N	RESERVED	RESERVED
	6	0	R	N	CAL_CLK_DET	1: Indicates that CAL_CLK has been detected.
						0: Indicates that CAL_CLK has not been detected.
	5	0	RW	N	RESERVED	RESERVED
	4	0	RW	N	RESERVED	RESERVED
	3	0	RW	N	MR_CAL_CLK_DET _DIS	1: Disable CAL_CLK detect.
						0: Enable CAL_CLK detect.
	2	0	RW	N	RESERVED	RESERVED
	1	0	RW	N	RESERVED	RESERVED
	0	0	RW	Y	DIS_CAL_CLK_OUT	1: Disable CAL_CLK_OUT, output is high-Z.
0.00		0.00			6	0: Enable CAL_CLK_OUT.
0x08	-	0x00	DIA:	<b>.</b> .	General	DECEDIED
	7	0	RW	N	RESERVED	RESERVED
	6	0	RW	N	RESERVED	RESERVED
	5	0	RW	N	RESERVED	RESERVED
	4	0	RW	N	RESERVED	RESERVED
	3	0	RW	N N	RESERVED	RESERVED
	1	0	RW RW	N N	RESERVED RESERVED	RESERVED
	0	0	RW	N N	RESERVED	RESERVED RESERVED
0x09	U	0x00	1744	IN	General	
3,03	7	0	R	N	RESERVED	RESERVED
	6	0	R	N	RESERVED	RESERVED
	5	0	R	N	RESERVED	RESERVED
	4	0	R	N	RESERVED	RESERVED
	3	0	R	N	RESERVED	RESERVED
	J	U	13	14	NEGERVED	INCOLINA ED



## 表 3. Shared Register Map (continued)

Addr [HEX]	Bit	Default [HEX]	Mode	EEPROM	Field	Description
[IILX]	2	0	R	N	RESERVED	RESERVED
	1	0	R	N	RESERVED	RESERVED
	0	0	R	N	RESERVED	RESERVED
0x0A		0x00		IN .	General	TEGERALD
OXOTT	7	0	RW	N	RESERVED	RESERVED
	6	0	RW	N	RESERVED	RESERVED
	5	0	RW	N	RESERVED	RESERVED
	4	0	RW	N	RESERVED	RESERVED
	3	0	RW	N	RESERVED	RESERVED
	2	0	RW	N	RESERVED	RESERVED
	1	0	R	N	RESERVED	RESERVED
	0	0	R	N	RESERVED	RESERVED
0x0B		0x00				
	7	0	R	N	EECFG_CMPLT	11: Not valid
						10: EEPROM load completed successfully.
	6	0	R	N	EECFG_FAIL	01: EEPROM load failed after 64 attempts.
						00: EEPROM load in progress.
	5	0	R	N	EECFG_ATMPT[5]	Indicates number of attempts made to load EEPROM image.
	4	0	R	N	EECFG_ATMPT[4]	
	3	0	R	N	EECFG_ATMPT[3]	
	2	0	R	N	EECFG_ATMPT[2]	
	1	0	R	N	EECFG_ATMPT[1]	
	0	0	R	N	EECFG_ATMPT[0]	
0x0C		0x91				
	7	1	RW	N	I <sup>2</sup> C_FAST	1: EEPROM load uses Fast I <sup>2</sup> C Mode (400 kHz).
						0: EEPROM load uses Standard I <sup>2</sup> C Mode (100 kHz).
	6	0	RW	N	I <sup>2</sup> C_SDA_HOLD[2]	Internal SDA Hold Time
	5	0	RW	N	I <sup>2</sup> C_ SDA_HOLD[1]	This field configures the amount of internal hold time provided for the SDA input relative to the SDC input. Units are 100 ns.
	4	1	RW	N	I <sup>2</sup> C_ SDA_HOLD[0]	·
	3	0	RW	N	I <sup>2</sup> C_FLTR_DEPTH[3]	I <sup>2</sup> C Glitch Filter Depth
	2	0	RW	N	I <sup>2</sup> C_FLTR_DEPTH[2]	This field configures the maximum width of glitch pulses on the SDC and SDA inputs that will be rejected. Units are 100 ns.
	1	0	RW	N	I <sup>2</sup> C_FLTR_DEPTH[1]	GETT INPUTE THAT WILL BE TO FIGURE AT THE TOURS.
	0	1	RW	N	I <sup>2</sup> C_FLTR_DEPTH[0]	



## 7.6.4 Channel Registers

## 表 4. Channel Register Map

Addr [HEX]	Bit	Default [HEX]	Mode	EEPROM	Field	Description
0x00		0x00			General	
	7	0	RW	N	CLK_CORE_DISAB	Disables 10 M core clock. This is the main clock domain for all the state machines.     Normal operation
	6	0	RW	N	CLK_REGS_EN	Force enable the clock to the registers. Normally, the register clock is enabled automatically on a needed basis.     Normal operation
	5	0	RW	N	RESERVED	RESERVED
	4	0	RW	N	CLK_REF_DISAB	Disables the 25 MHz CAL_CLK domain.     Normal operation
	3	0	RW	N	RST_CORE	Reset the 10 M core clock domain. This is the main clock domain for all the state machines.     Normal operation
	2	0	RWSC	N	RST_REGS	Reset channel registers to power-up defaults.     O: Normal operation
	1	0	RW	N	RESERVED	RESERVED
	0	0	RW	N	RST_CAL_CLK	Resets the 25 MHz reference clock domain.     Normal operation
0x01		0x00			SIG_DET	
	7	0	R	N	SIGDET	Signal detect status. 1: Signal detected at RX inputs. 0: No signal detected at RX inputs.
	6	0	R	N	RESERVED	RESERVED
	5	0	R	N	RESERVED	RESERVED
	4	0	R	N	RESERVED	RESERVED
	3	0	R	N	RESERVED	RESERVED
	2	0	R	N	RESERVED	RESERVED
	1	0	R	N	RESERVED	RESERVED
	0	0	R	N	RESERVED	RESERVED
0x02	_	0x00			DE050/50	25050/52
	7	0	R	N	RESERVED	RESERVED
	6	0	R	N	RESERVED	RESERVED
	5 4	0	R R	N N	RESERVED RESERVED	RESERVED RESERVED
	3	0	RW	N	RESERVED	RESERVED
	2	0	RW	N	RESERVED	RESERVED
	1	0	RW	N	RESERVED	RESERVED
	0	0	RW	N	RESERVED	RESERVED
0x03	-	0x80			CTLE_BOOST	
	7	1	RW	Y	EQ_BW[1]	EQ stage one buffer current (strength) control. Impacts EQ bandwidth.
	6	0	RW	Y	EQ_BW[0]	2'b11 yields highest bandwidth, 2'b00' yields lowest bandwidth. Refer to the Programming Guide for more information.
	5	0	RW	Υ	EQ_BST2[2]	EQ boost stage 2 controls. Directly goes to analog. No override bit is
	4	0	RW	Y	EQ_BST2[1]	needed. Refer to the Programming Guide for more information.
	3	0	RW	Y	EQ_BST2[0]	
	2	0	RW	Y	EQ_BST1[2]	EQ boost stage 1 controls. Directly goes to analog. No override bit is needed. Refer to the Programming Guide for more information.
	1	0	RW	Y	EQ_BST1[1]	
0.01	0	0	RW	Y	EQ_BST1[0]	
0x04	_	0x90	DVA		DEOED/ED	DEGED/ED
	7	1	RW	N	RESERVED	RESERVED  1: Power down signal datest
	6	0	RW	N	EQ_PD_SD	1: Power down signal detect
						0: Normal operation



## 表 4. Channel Register Map (continued)

	2. 4. Onamier Register Map (continued)							
Addr [HEX]	Bit	Default [HEX]	Mode	EEPROM	Field	Description		
	5	0	RW	Υ	EQ_HIGH_GAIN	1: Enable EQ high gain		
						0: Enable EQ low gain		
	4	1	RW	Υ	EQ_EN_DC_OFF	RESERVED		
	3	0	RW	Υ	EQ_PD_EQ	1: Power down EQ		
						0: Enable EQ		
	2	0	RW	N	RESERVED	RESERVED		
	1	0	RW	Υ	BG_SEL_IPP100[2]	CTLE bias programming. BG_SEL_IPP100[1:0] is in Reg_0x0F[5:4].		
	0	0	RW	Y	EQ_EN_BYPASS	1: Enable EQ boost stage 1 (BST1) bypass		
						0: Normal operation, signal travels through boost stage 1 (BST1)		
0x05		0x04			SIG_DET_CONFIG			
	7	0	RW	Υ	EQ_SD_PRESET	1: Force signal detect result to 1		
						0: Normal operation		
						This bit should not be set if 0x05[6] is also set.		
	6	0	RW	Υ	EQ_SD_RESET	1: Force signal detect result to 0		
						0: Normal operation		
						This bit should not be set if 0x05[7] is also set.		
	5	0	RW	Υ	EQ_REFA_SEL[1]	Signal detect assert thresholds. Refer to the Programming Guide for more		
	4	0	RW	Υ	EQ_REFA_SEL[0]	information.		
	3	0	RW	Y	EQ_REFD_SEL[1]	Signal detect de-assert thresholds. Refer to the Programming Guide for		
	2	1	RW	Υ	EQ_REFD_SEL[0]	more information.		
	1	0	RW	N	RESERVED	RESERVED		
	0	0	RW	N	RESERVED	RESERVED		
0x06		0xC0						
	7	1	RW	Υ	DRV_SEL_VOD[1]	Driver VOD adjust (DC gain), applicable to both linear and FIR limiting		
	6	1	RW	Υ	DRV_SEL_VOD[0]	mode. Refer to the Programming Guide for more information.		
	5	0	RW	Y	DRV_EQ_PD_OV	1: Driver and equalizer power down manually with Reg_0x06[3] and Reg_0x04[3], respectively.		
						0: Driver and equalizer are powered down or up by default when LOS=1/0.		
	4	0	RW	Y	DRV_SEL_MUTE _OV	Driver mute override:		
					_0	1: Use register 0x06[1] for mute control.		
						0: Normal operation. Mute is automatically controlled by signal detect.		
	3	0	RW	Υ	DRV_PD	1: Power down the driver.		
						0: Normal operation, driver power on or off is controlled by signal detect.		
	2	0	RW	Υ	DRV_PD_CM_LOOP	1: Disable the driver's common mode loop control circuit.		
						0: Normal operation, common mode loop enabled.		
	1	0	RW	Y	DRV_SEL_MUTE	1: Mute driver if override bit is enabled.		
						0: Normal operation		
	0	0	RW	Y	DRV_SEL_FIR	Linear versus Limiting Mode select. Refer to the Programming Guide for more information.  1: Enable Limiting FIR mode.		
						0: Enable Linear mode (disable limiting FIR).		
0x07		0x20						
	7	0	RW	N	RESERVED	RESERVED		
	6	0	RW	N	RESERVED	RESERVED		
	5	1	RW	N	RESERVED	RESERVED		
	4	0	RW	N	RESERVED	RESERVED		
	3	0	RW	N	RESERVED	RESERVED		
	2	0	RW	N	RESERVED	RESERVED		
	1	0	RW	N	RESERVED	RESERVED		
	0	0	RW	N	RESERVED	RESERVED		
0x08		0x54						
	7	0	RW	Υ	RESERVED	RESERVED		



## 表 4. Channel Register Map (continued)

					_	
Addr [HEX]	Bit	Default [HEX]	Mode	EEPROM	Field	Description
	6	1	RW	Υ	RESERVED	RESERVED
	5	0	RW	Υ	RESERVED	RESERVED
	4	1	RW	Υ	RESERVED	RESERVED
	3	0	RW	Y	BG_SEL_IPTAT25	1: Increases the current to the CTLE by 5%.
						0: Default
	2	1	RW	N	RESERVED	RESERVED
	1	0	RW	N	RESERVED	RESERVED
	0	0	RW	N	RESERVED	RESERVED
0x09		0x00				
	7	0	RW	N	RESERVED	RESERVED
	6	0	RW	N	RESERVED	RESERVED
	5	0	RW	N	RESERVED	RESERVED
	4	0	RW	N	RESERVED	RESERVED
	3	0	RW	N	RESERVED	RESERVED
	2	0	RW	N	RESERVED	RESERVED
	1	0	RW	N	RESERVED	RESERVED
	0	0	RW	N	RESERVED	RESERVED
0x0A		0x30				
	7	0	RW	N	RESERVED	RESERVED
	6	0	RW	Y	RESERVED	RESERVED
	5	1	RW	Y	SD_REF_HIGH	Signal detect threshold controls:
	4	1	RW	Υ	SD_GAIN	11: Normal operation 10: Signal detect assert or de-assert thresholds reduced.
						01: Signal detect assert or de-assert thresholds reduced.
	3	0	RW	N	RESERVED	00: Signal detect assert or de-assert thresholds reduced.  RESERVED
	2	0	RW	N N	RESERVED	RESERVED
	1	0	RW	N	RESERVED	RESERVED
	0	0	RW	N	RESERVED	RESERVED
0x0B	U	0x1A	IXVV	IN	RESERVED	REGERVED
OXOB	7	0	RW	N	RESERVED	RESERVED
	6	0	RW	Y	RESERVED	RESERVED
	5	0	RW	N N	RESERVED	RESERVED
	4	1	RW	Y	FIR_MAIN[4]	FIR Limiting mode main-cursor control. Refer to the Programming Guide for
	3	1	RW	Y	FIR_MAIN[3]	more information.
	2	0	RW	Y	FIR_MAIN[2]	
	1	1	RW	Y	FIR_MAIN[1]	
	0	0	RW	Y	FIR_MAIN[0]	
0x0C		0x40				
	7	0	RW	N	RESERVED	RESERVED
	6	1	RW	Y	RESERVED	RESERVED
	5	0	RW	N	RESERVED	RESERVED
	4	0	RW	N	RESERVED	RESERVED
	3	0	RW	Y	FIR_PST[3]	FIR Limiting mode post-cursor control. There is no sign bit for the post-
	2	0	RW	Y	FIR_PST[2]	cursor. The post-cursor always provides a high-pass filter effect. Refer to the Programming Guide for more information.
	1	0	RW	Y	FIR_PST[1]	and reogramming duide for more information.
	0	0	RW	Y	FIR_PST[0]	
0x0D		0x40				
	7	0	RW	N	RESERVED	RESERVED
	6	1	RW	Y	RESERVED	RESERVED
	5	0	RW	N	RESERVED	RESERVED
	4	0	RW	N	RESERVED	RESERVED



### 表 4. Channel Register Map (continued)

	表 4. Channel Register Map (continued)								
Addr [HEX]	Bit	Default [HEX]	Mode	EEPROM	Field	Description			
	3	0	RW	Υ	FIR_PRE[3]	FIR Limiting mode pre-cursor control. There is no sign bit for the pre-			
	2	0	RW	Υ	FIR_PRE[2]	cursor. The pre-cursor always provides a high-pass filter effect. Refer to the Programming Guide for more information.			
	1	0	RW	Υ	FIR_PRE[1]				
	0	0	RW	Y	FIR_PRE[0]				
0x0E		0x00							
	7	0	RW	N	RESERVED	RESERVED			
	6	0	RW	N	RESERVED	RESERVED			
	5	0	RW	N	RESERVED	RESERVED			
	4	0	RW	N	RESERVED	RESERVED			
	3	0	RW	N	RESERVED	RESERVED			
	2	0	RW	N	RESERVED	RESERVED			
	1	0	RW	N	RESERVED	RESERVED			
	0	0	RW	N	RESERVED	RESERVED			
0x0F		0x00							
	7	0	RW	N	RESERVED	RESERVED			
	6	0	RW	N	RESERVED	RESERVED			
	5	0	RW	Υ	BG_SEL_IPP100[1]	CTLE bias programming. BG_SEL_IPP100[2] is in Reg_0x04[1].			
	4	0	RW	Y	BG_SEL_IPP100[0]	000: 0% additional current (Default) 001: 5% additional current 010: 10% additional current 011: 15% additional current 100: 20% additional current 101: 25% additional current 110: 30% additional current 111: 35% additional current			
	3	0	RW	Y	BG_SEL_IPH200 _v1[1]	Program pre-driver bias current: 00: 0% additional current (Default)			
	2	0	RW	Y	BG_SEL_IPH200 _v1[0]	01: 12.5% additional current 10: 25% additional current 11: 37.5% additional current			
	1	0	RW	Y	BG_SEL_IPH200 _v0[1]	Program driver bias current: 00: 0% additional current (Default)			
	0	0	RW	Y	BG_SEL_IPH200 _v0[0]	01: 12.5% additional current 10: 25% additional current 11: 37.5% additional current			



### 8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The DS280BR820 is a high-speed linear repeater which extends the reach of differential channels impaired by loss from transmission media like PCBs and cables. It can be deployed in a variety of different systems. The following sections outline typical applications and their associated design considerations.

### 8.2 Typical Applications

The DS280BR820 is typically used in three main application scenarios:

- 1. Backplane and mid-plane reach extension
- 2. Front-port eye opening for copper and optical applications




図 6. Typical Application Diagram

注

TI recommends to AC couple the DS280BR820's high-speed outputs. In some cases, ASIC or FPGA SerDes receivers support DC coupling, and it may be desirable to DC couple the DS280BR820 output with the ASIC/FPGA RX input to reduce the PCB area which would normally be consumed by AC coupling capacitors. To DC couple the DS280BR820 output with an ASIC RX input, the ASIC RX must support DC coupling and it must support an input common mode voltage of 1.05 V. To determine if the ASIC RX supports DC coupling, here are some items to consider based on  $\[mathbb{Z}\]$ 7:

- 1. The ASIC RX must be AC coupled on-chip.
- 2. The ASIC RX should not force a DC bias on the RX pins.
- System designers should ensure that when the PCB powers on, the power supply rails are appropriately sequenced to prevent the DS280BR820's output common mode voltage from forward-biasing the ESD structure of the ASIC or violating the absolute maximum input voltage specifications of the ASIC.

### **Typical Applications (continued)**





図 7. Considerations for DC Coupling to ASIC RX

#### 8.2.1 Backplane and Mid-Plane Reach Extension

The DS280BR820 has strong equalization capabilities that allow it to equalize insertion loss and extend the reach of backplane channels by 17-22 dB beyond the normal capabilities of the ASICs operating over the channel. The DS280BR820 is designed to apply gain in a linear fashion. In most cases, the DS280BR820 should be placed with the higher loss channel segment at the input and the lower loss channel segment at the output; however, since the DS280BR820 operates in a linear fashion, it can also be used in applications where the lower loss channel segment is at the input and the higher loss channel segment is at the output. Refer to  $\boxtimes$  8.






図 8. Typical Backplane and Mid-Plane Application Diagram



### **Typical Applications (continued)**




図 9. Typical Backplane and Mid-Plane Schematic



### **Typical Applications (continued)**

#### 8.2.1.1 Design Requirements

For backplane and mid-plane reach extension application use the guidelines in the table below.

DESIGN PARAMETER	REQUIREMENT
AC Coupling Capacitors	Generally not required. 220-nF AC coupling capacitors are included in the DS280BR820 package on the RX side.
Input Channel Insertion Loss	≥ 10 dB at 14 GHz as a rough guideline. For best performance, the input channel insertion loss should be greater than or equal to the equalizer boost setting used in the DS280BR820.
Output Channel Insertion Loss	Depends on downstream ASIC or FPGA SerDes capabilities. Should be ≥ 5 dB at 14 GHz as a rough guideline.
Total (Input + Output) Channel Insertion Loss	Depends on downstream ASIC or FPGA SerDes capabilities. The DS280BR820 can extend the reach between two ASICs by 17 to 22 dB beyond the ASICs' normal capabilities.
Link Partner TX Launch Amplitude	800 mV <sub>PP</sub> to 1200 mV <sub>PP</sub> differential.
Link Partner TX FIR Filter	Depends on the channel loss.

#### 8.2.1.2 Detailed Design Procedure


The design procedure for backplane and mid-plane applications is as follows:

- 1. Determine the total number of channels on the board which require a DS280BR820 for signal conditioning. This will dictate the total number of DS280BR820 devices required. It is generally recommended that channels with similar total insertion loss on the board be grouped together in the same DS280BR820 device. This will simplify the device settings, as similar loss channels generally utilize similar settings.
- 2. Determine the maximum current draw required for all DS280BR820 devices. This may impact the selection of the regulator for the 2.5-V supply rail. To calculate the maximum current draw, multiply the maximum power supply current by the total number of DS280BR820 devices.
- 3. Determine the SMBus address scheme needed to uniquely address each DS280BR820 device on the board, depending on the total number of devices identified in step 1. Each DS280BR820 can be strapped with one of 16 unique SMBus addresses. If there are more DS280BR820 devices on the board than the number of unique SMBus addresses which can be assigned, then use an I<sup>2</sup>C expander like the TCA/PCA family of I<sup>2</sup>C/SMBus switches and multiplexers to split the SMBus into multiple busses.
- 4. Determine if the device will be configured from EEPROM (SMBus master mode) or from the system SMBus (SMBus slave mode).
  - a. If SMBus master mode will be used, provisions should be made for an EEPROM on the board with 8-bit SMBus address 0xA0.
  - b. If SMBus slave mode will be used for all device configurations, an EEPROM is not needed.
- 5. Make provisions in the schematic and layout for standard decoupling capacitors between the device VDD supply and GND. Refer to *Power Supply Recommendations* for more information.
- 6. If there is a need to potentially upgrade to a pin-compatible TI Retimer device, then make provisions in the schematic and layout for a 25-MHz (±100 ppm) single-ended CMOS clock. Each DS280BR820 buffers the clock on the CAL\_CLK\_IN pin and presents the buffered clock on the CAL\_CLK\_OUT pin. This allows multiple (up to 20) DS280BR820 calibration clocks to be daisy chained to avoid the need for multiple oscillators on the board. If the oscillator used on the board has a 2.5 V CMOS output, then no AC coupling capacitor or resistor ladder is required at the input to CAL\_CLK\_IN. No AC coupling or resistor ladder is needed between one DS280BR820 CAL\_CLK\_OUT output and the next DS280BR820's CAL\_CLK\_IN input. The final DS280BR820's CAL\_CLK\_OUT output can be left floating. A 25 MHz clock is not required for the DS280BR820, but it is good practice to provision for it in case there is a future plan to upgrade to a pin-compatible TI Retimer device.
- 7. If there is a need to potentially upgrade to a pin-compatible TI Retimer device, then connect the INT\_N pin to an FPGA or CPU for interrupt monitoring. Note that multiple INT\_N outputs can be connected together. The common INT\_N net should be pulled high to 2.5 V or 3.3 V. The INT\_N pin on the DS280BR820 does not perform the interrupt functionality that the equivalent pin on the pin-compatible Retimer device does; however, it is good practice to provision for this in case there is a future plan to upgrade to a pin-compatible TI Retimer device.



#### 8.2.2 Front-Port Applications

The DS280BR820 has strong equalization capabilities that allow it to equalize insertion loss and extend the reach of front-port channels by 17 dB beyond the normal capabilities of the ASIC while support CAUI-4 and CR4 electrical requirements. The DS280BR820 is designed to apply gain in a linear fashion in order to support longer distances between the switch ASIC and the front-port module. A single DS280BR820 can be used to support all eight *egress* channels or all eight *ingress* channels for two 100 GbE ports. 🗵 10 illustrates this configuration.






図 10. Typical Front-Port Application Diagram

Standard front-port modules have AC coupling capacitors included inside the module. The DS280BR820, therefore, is ideal for front-port Egress signal conditioning applications since it includes AC coupling capacitors on the input (RX) side and does not include AC coupling capacitors on the output (TX) side.




図 11. DS280BR820 Recommended for Front-port Egress

The optimum solution for front-port Ingress signal conditioning applications depends on whether the ASIC RX supports DC coupling and whether it can support an input common mode voltage of 1.05 V. For further guidance on determining if the ASIC RX supports DC coupling, refer to ☑ 7. If the ASIC RX supports DC coupling and can tolerate an input common mode voltage of 1.05 V or less, then the DS280BR820 is the optimum solution for front-port Ingress signal conditioning. If the ASIC RX does not support DC coupling or cannot tolerate an input common mode voltage of 1.05 V, then the pin-compatible DS280BR810 may be the optimum solution.






図 12. DS280BR820 Recommended for Front-port Ingress




図 13. DS280BR820 or DS280BR810 Recommended for Front-port Ingress






図 14. Typical Front-port Schematic



#### 8.2.2.1 Design Requirements

This section lists some critical areas for high speed printed circuit board design consideration and study.

DESIGN PARAMETER	REQUIREMENT
AC Coupling Capacitors	Generally not required. 220 nF AC coupling capacitors are included in the DS280BR820 package on the RX side.
Input Channel Insertion Loss	≥ 10 dB at 14 GHz as a <i>rough</i> guideline. For best performance, the input channel insertion loss should be greater than or equal to the equalizer boost setting used in the Repeater.
Output Channel Insertion Loss	For best performance in <i>egress</i> applications, place the Repeater close to the front-port cage. For best performance in <i>ingress</i> applications, place the Repeater with ≥ 5 dB loss at 14 GHz between the output and the downstream ASIC.
Switch ASIC TX Launch Amplitude	600 mVppd to 1000 mVppd

#### 8.2.2.2 Detailed Design Procedure

The design procedure for front-port applications is as follows:

- Determine the total number of channels on the board which require a DS280BR820 for signal conditioning.
  This will dictate the total number of DS280BR820 devices required for the board. It is generally
  recommended that channels belonging to the same QSFP port be grouped together in the same
  DS280BR820 device. This will simplify the device settings, as similar loss channels generally utilize similar
  settings.
- 2. Determine the maximum current draw required for all DS280BR820 devices. This may impact the selection of the regulator for the 2.5 V supply rail. To calculate the maximum current draw, multiply the maximum power supply current by the total number of DS280BR820 devices.
- 3. Determine the SMBus address scheme needed to uniquely address each DS280BR820 device on the board, depending on the total number of devices identified in step 1. Each DS280BR820 can be strapped with one of 16 unique SMBus addresses. If there are more DS280BR820 devices on the board than the number of unique SMBus addresses which can be assigned, then use an I<sup>2</sup>C expander like the TCA/PCA family of I<sup>2</sup>C/SMBus switches and multiplexers to split the SMBus into multiple busses.
- 4. Determine if the device will be configured from EEPROM (SMBus master mode) or from the system I<sup>2</sup>C bus (SMBus slave mode).
  - 1. If SMBus master mode will be used, provisions should be made for an EEPROM on the board with 8-bit SMBus address 0xA0.
  - 2. If SMBus slave mode will be used for all device configurations, an EEPROM is not needed.
- 5. Make provisions in the schematic and layout for standard decoupling capacitors between the device VDD supply and GND. Refer to *Power Supply Recommendations* for more information.



#### 8.2.3 Application Curves

#### 8.2.3.1 Pattern Generator Characteristics

All of the example application results in the sections which follow were tested using a pattern generator with the following characteristics.




図 15. Pattern Generator Test Setup




表 5. Pattern Generator Characteristics

	25.78125 Gbps	10.3125 Gbps
Differential peak-to-peak voltage (VOD)	~800 mVppd	~800 mVppd
Channel loss between Pattern Generator and Scope	2 dB @ 12.9 GHz	1 dB @ 5.2 GHz
Total Jitter @ 1E-15	8.0 ps <sub>P-P</sub>	13.4 ps <sub>P-P</sub>
Differential Eye Height @ 1E-15	448 mV <sub>P-P</sub>	596 mV <sub>P-P</sub>

#### 8.2.3.2 Equalizing Moderate Pre-Channel Loss

This example application result demonstrates the DS280BR820 equalizing for pre-channel insertion loss introduced by an FR4 channel.




図 18. 5 in input Channel and Minimal Output Channel Test Setup






表 6. Settings and Measurements for CAUI-4 and nPPI with 5 in Input Channel and Minimal Output Channel

	25.78125 Gbps (CAUI-4)	10.3125 Gbps (nPPI)
Transmission Line 1	5 in 5 mil FR4 + 8 in SMA cable	5 in 5 mil FR4 + 8 in SMA cable
DS280BR820 Rx Channel Loss	14 dB @ 12.9 GHz	6 dB @ 5.2 GHz
DS280BR820 Tx Channel Loss	4.5 dB @ 12.9 GHz	2 dB @ 5.2 GHz
EQ BST1	3	3
EQ BST2	0	0
EQ BW	3	3
VOD	3	2
EQ DC Gain Mode	Low	Low
Total Jitter @ 1E-15	11.9 ps <sub>P-P</sub>	13.0 ps <sub>P-P</sub>
Differential Eye Height @ 1E-15	338 mV <sub>P-P</sub>	544 mV <sub>P-P</sub>
Mask violations	0	0

# 8.2.3.3 Equalizing High Pre-Channel Loss

This example application result demonstrates the DS280BR820 equalizing for pre-channel insertion loss introduced by an FR4 channel.





図 21. 10 in Input Channel and Minimal Output Channel Test Setup





# 表 7. Settings and Measurements for CAUI-4 and nPPI with 10 in Input Channel and Minimal Output Channel

	25.78125 Gbps (CAUI-4)	10.3125 Gbps (nPPI)	
Transmission Line 1	10 in 5 mil FR4 + 8 in SMA cable	10 in 5 mil FR4 + 8 in SMA cable	
DS280BR820 Rx Channel Loss	22 dB @ 12.9 GHz	10 dB @ 5.2 GHz	
DS280BR820 Tx Channel Loss	4.5 dB @ 12.9 GHz	2 dB @ 5.2 GHz	
EQ BST1	6	6	
EQ BST2	1	1	
EQ BW	3	3	
VOD	3	2	
EQ DC Gain Mode	Low	Low	
Total Jitter @ 1E-15	11.3 ps <sub>P-P</sub>	13.5 ps <sub>P-P</sub>	
Differential Eye Height @ 1E-15	210 mV <sub>P-P</sub>	532 mV <sub>P-P</sub>	
Mask violations	0	0	

# 8.2.3.4 Equalizing High Pre-Channel Loss and Moderate Post-Channel Loss

This example application result demonstrates the DS280BR820 equalizing for pre-channel and post-channel insertion loss introduced by FR4 channels.





図 24. 10 in Input Channel and 5 in Output Channel Test Setup





# 表 8. Settings and Measurements for CAUI-4 and nPPI with 10 in Input Channel and 5 in Output Channel

	25.78125 Gbps (CAUI-4)	25.78125 Gbps (CAUI-4)	10.3125 Gbps (nPPI)
Transmission Line 1	10 in 5 mil FR4 + 8 in SMA cable	10 in 5 mil FR4 + 8 in SMA cable	10 in 5 mil FR4 + 8 in SMA cable
Transmission Line 2	5 in 5 mil FR4 + 8 in SMA cable	5 in 5 mil FR4 + 8 in SMA cable	5 in 5 mil FR4 + 8 in SMA cable
DS280BR820 Rx Channel Loss	22 dB @ 12.9 GHz	22 dB @ 12.9 GHz	10 dB @ 5.2 GHz
DS280BR820 Tx Channel Loss	14.5 dB @ 12.9 GHz	14.5 dB @ 12.9 GHz	6 dB @ 5.2 GHz
EQ BST1	7	7	7
EQ BST2	7	7	7
EQ BW	3	3	3
VOD	3	3	2
EQ DC Gain Mode	Low	Low	Low
Tx Mode	Linear	FIR Limiting	Linear
Tx Main-Cursor	N/A	16	N/A
Tx Pre-Cursor	N/A	5	N/A
Tx Post-Cursor	N/A	10	N/A
Total Jitter @ 1E-15	14.8 ps <sub>P-P</sub>	14.8 ps <sub>P-P</sub>	17.0 ps <sub>P-P</sub>
Differential Eye Height @ 1E-15	67 mV <sub>P-P</sub>	118 mV <sub>P-P</sub>	407 mV <sub>P-P</sub>
Mask violations	N/A	0	0



#### 8.2.3.5 Output in FIR Limiting Mode with 16T Pattern

This example application result demonstrates the DS280BR820's output in FIR limiting mode.




図 28. FIR Test Setup




表 9. Example FIR Settings

図 29	図 30
(Pre, Main, Post) = (0, 12, 0)	(Pre, Main, Post) = (0, 12, 0)
(Pre, Main, Post) = (0, 16, 15)	(Pre, Main, Post) = (11, 12, 0)

#### 8.3 Initialization Set Up

The DS280BR820 does not require any particular start-up or initialization sequence. The device defaults to a medium boost value for each channel. It is recommend that the channels be appropriately configured before data traffic is transmitted to the DS280BR820 to avoid issues with the link partner ASIC's adaption. Example configuration settings can be found in the DS280BR820 Programming Guide.

# 9 Power Supply Recommendations

Follow these general guidelines when designing the power supply:

- 1. The power supply should be designed to provide the recommended operating conditions outlined in *Specifications* in terms of DC voltage, AC noise, and start-up ramp time.
- 2. The maximum current draw for the DS280BR820 is provided in *Specifications*. This figure can be used to calculate the maximum current the supply must provide. Typical mission-mode current draw can be inferred from the typical power consumption in *Specifications*.
- 3. The DS280BR820 **does not** require any special power supply filtering, such as ferrite beads, provided the recommended operating conditions are met. Only standard supply decoupling is required. Typical supply decoupling consists of a 0.1-μF capacitor per power pin, and single 1.0-μF and 10-μF bulk capacitors.



# 10 Layout

#### 10.1 Layout Guidelines

The following guidelines should be followed when designing the layout:

- 1. Decoupling capacitors should be placed as close to the VDD pins as possible. Placing them directly underneath the device is one option if the board design permits.
- 2. High-speed differential signals should be tightly coupled, skew matched, and impedance controlled.
- 3. Vias should be avoided when possible on the high-speed differential signals. When vias must be used, care should be taken to minimize the via stub, either by transitioning through most or all layers, or by back drilling.
- 4. GND relief can be used beneath the high-speed differential signal pads to improve signal integrity by counteracting the pad capacitance.
- 5. GND vias should be placed directly beneath the device connecting the GND plane attached to the device to the GND planes on other layers. This has the added benefit of improving thermal conductivity from the device to the board.
- 6. BGA landing pads for a 0.8 mm pitch flip-chip BGA are typically 0.4 mm in diameter (exposed). The actual size of the copper pad will depend on whether solder-mask-defined (SMD) or non-solder-mask-defined solder land pads are used. For more information, refer to TI's Surface Mount Technology (SMT) References website.

# 10.2 Layout Examples

# 10.2.1 Stripline Example

The following example layout demonstrates how all signals can be escaped from the BGA array using stripline routing on a generic 8+ layer stackup. This example layout assumes the following:

- Trace width: 0.15 mm (6 mil)
- Trace edge-to-edge spacing: 0.16 mm (6.4 mil)
- VIA finished hole size (diameter): 0.254 mm (10 mil)
- VIA-to-VIA spacing: 1.0 mm (39 mil), to enhance PCB manufacturability
- No VIA-in-pad used

Note that many other escape routing options exist using different trace width and spacing combinations. The optimum trace width and spacing will depend on the PCB material, PCB routing density, and other factors. Microstrip escape routing is also possible and may be preferable in some application scenarios such as front-port applications.




図 31. Stripline Example, Top Layer







図 32. Stripline Example, Internal Signal Layer 1



# **Layout Examples (continued)**








☑ 34. Stripline Example, Bottom Layer

## 10.2.2 Microstrip Example

The following example layout demonstrates how all signals can be escaped from the BGA array using microstrip routing on a generic 8+ layer stackup. This example layout assumes the following:

- Normal trace width: 0.27 mm (10.5 mil)
- Neck-down trace width: 0.18 mm (7 mil)
- Trace edge-to-edge spacing: 0.51 mm (20 mil)
- VIA finished hole size (diameter): 0.203 mm (8 mil)
- VIA-to-VIA spacing: 0.8 mm (31.5 mil)
- No VIA-in-pad used

Note that many other escape routing options exist using different trace width and spacing combinations. The optimum trace width and spacing will depend on the PCB material, PCB routing density, and other factors. Stripline escape routing is also possible and may be preferable in some application scenarios such as backplane applications.







図 36. Microstrip Example, Internal Signal Layer 1



# **Layout Examples (continued)**





# 11 デバイスおよびドキュメントのサポート

#### 11.1 ドキュメントのサポート

#### 11.1.1 関連資料

関連資料については、以下を参照してください。

- テキサス・インスツルメンツ、『DS280BR810EVM, DS280BR820EVM』ユーザー・ガイド (英語)
- テキサス・インスツルメンツ、『DS280BR810』プログラミング・ガイド (英語)
- テキサス・インスツルメンツ、『Understanding EEPROM Programming for 25-G to 28-G Repeaters and Retimers』 アプリケーション・レポート (英語)
- テキサス・インスツルメンツ、『Selection Guide for TI 25G and 28G Retimers and Redrivers』アプリケーション・レ ポート (英語)

# 11.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の「アラートを受 け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細に ついては、修正されたドキュメントに含まれている改訂履歴をご覧ください。

#### 11.3 商標

All trademarks are the property of their respective owners.

## 11.4 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内 蔵しています。保存時または取り扱い時は、MOSゲートに対す る静電破壊を防 ↓ 止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

# 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



# PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DS280BR820ZBLR	ACTIVE	NFBGA	ZBL	135	1000	RoHS & Green	SNAGCU	Level-3-260C-168 HR	-40 to 85	DS280BR8A	Samples
DS280BR820ZBLT	ACTIVE	NFBGA	ZBL	135	250	RoHS & Green	SNAGCU	Level-3-260C-168 HR	-40 to 85	DS280BR8A	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022

# TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS280BR820ZBLR	NFBGA	ZBL	135	1000	330.0	24.4	8.4	13.4	1.9	12.0	24.0	Q2
DS280BR820ZBLT	NFBGA	ZBL	135	250	178.0	24.4	8.4	13.4	1.9	12.0	24.0	Q2

www.ti.com 9-Aug-2022




## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS280BR820ZBLR	NFBGA	ZBL	135	1000	367.0	367.0	45.0
DS280BR820ZBLT	NFBGA	ZBL	135	250	213.0	191.0	55.0



PLASTIC BALL GRID ARRAY




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



PLASTIC BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).



PLASTIC BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



# 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022. Texas Instruments Incorporated