

## DS90LV027A LVDS 2回路入り高速差動出力ドライバ

### 1 特長

- 600Mbps (300MHz)を超えるスイッチング速度
- 差動スキュー標準値: 0.3ns
- 差動スキュー最大値: 0.7ns
- 最大伝搬遅延: 1.5ns
- 3.3V電源の設計
- $\pm 360\text{mV}$ の差動信号
- 低消費電力(3.3V時、46mW)
- フロースルー設計によりPCBレイアウトを簡素化
- 既存の5V、LVDSデバイスとの接続可能
- 電源オフ保護(高インピーダンスの出力)
- TIA/EIA-644規格に準拠
- 8ピンSOICパッケージにより実装面積を削減
- 工業用動作温度範囲:  $-40^{\circ}\text{C} \sim 85^{\circ}\text{C}$

### 2 アプリケーション

- 多機能プリンタ
- LVCMOS-LVDS間の変換
- ビル・オートメーションとファクトリ・オートメーション
- グリッド・インフラストラクチャ

### 3 概要

DS90LV027Aはデュアル回路のLVDSドライバ・デバイスで、高速のデータ転送速度と低消費電力に最適化されています。このデバイスは、小振幅差動信号方式(LVDS)テクノロジーを活用し、600Mbps (300MHz)を超えるデータ転送速度をサポートするよう設計されています。

DS90LV027Aは電流モード・ドライバで、高い周波数でも低消費電力を維持できます。さらに、短絡フォルト時の電流も最小化されています。


このデバイスは、8ピンのSOICパッケージで供給されます。DS90LV027Aにはフロースルー設計が採用されているため、プリント基板(PCB)レイアウトが簡単になります。差動ドライバ出力により、EMIが低く、出力スイングは360mV(標準値)です。高速でのクロックおよびデータの転送に理想的です。DS90LV027Aは、対になるデュアル・ライン・レシーバDS90LV028Aや、他のTI製LVDSレシーバのいずれとも組み合わせることができ、ポイント・ツー・ポイントの高速なLVDSインターフェイスを実現できます。

#### 製品情報<sup>(1)</sup>


型番	パッケージ	本体サイズ(公称)
DS90LV027A	SOIC (8)	4.90mm×3.91mm

(1) 提供されているすべてのパッケージについては、巻末の注文情報を参照してください。

#### 機能ブロック図



Copyright © 2016, Texas Instruments Incorporated



Copyright © 2016, Texas Instruments Incorporated

## 目次

<b>1</b>	特長 .....	1	8.3	Feature Description .....	11
<b>2</b>	アプリケーション .....	1	8.4	Device Functional Modes .....	11
<b>3</b>	概要 .....	1	<b>9</b>	<b>Application and Implementation</b> .....	<b>12</b>
<b>4</b>	改訂履歴 .....	2	9.1	Application Information .....	12
<b>5</b>	<b>Pin Configuration and Functions</b> .....	<b>3</b>	9.2	Typical Application .....	12
<b>6</b>	<b>Specifications</b> .....	<b>4</b>	<b>10</b>	<b>Power Supply Recommendations</b> .....	<b>13</b>
6.1	Absolute Maximum Ratings .....	4	<b>11</b>	<b>Layout</b> .....	<b>14</b>
6.2	ESD Ratings .....	4	11.1	Layout Guidelines .....	14
6.3	Recommended Operating Conditions .....	4	11.2	Layout Example .....	14
6.4	Thermal Information .....	4	<b>12</b>	<b>デバイスおよびドキュメントのサポート</b> .....	<b>15</b>
6.5	Electrical Characteristics .....	5	12.1	ドキュメントのサポート .....	15
6.6	Switching Characteristics .....	5	12.2	ドキュメントの更新通知を受け取る方法 .....	15
6.7	Typical Characteristics .....	6	12.3	コミュニティ・リソース .....	15
<b>7</b>	<b>Parameter Measurement Information</b> .....	<b>9</b>	12.4	商標 .....	15
<b>8</b>	<b>Detailed Description</b> .....	<b>10</b>	12.5	静電気放電に関する注意事項 .....	15
8.1	Overview .....	10	12.6	Glossary .....	15
8.2	Functional Block Diagrams .....	10	<b>13</b>	<b>メカニカル、パッケージ、および注文情報</b> .....	<b>15</b>

## 4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

### Revision C (April 2013) から Revision D に変更

**Page**


- 「ESD定格」の表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加 ..... **1**

### Revision B (April 2013) から Revision C に変更

**Page**

- ナショナル・セミコンダクターのデータシートのレイアウトをTIフォーマットへ変更 ..... **1**

## 5 Pin Configuration and Functions



**Pin Functions**

PIN		I/O	DESCRIPTION
NAME	NO.		
DI	2, 3	I	TTL/CMOS driver input pins
DO+	6, 7	O	Noninverting LVDS driver output pin
DO–	5, 8	O	Inverting LVDS driver output pin
GND	4	—	Ground pin
V <sub>CC</sub>	1	—	Positive power supply pin, 3.3 V ± 0.3 V

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage, $V_{CC}$		-0.3	4	V
Input voltage, DI		-0.3	3.6	V
Output voltage, DO±		-0.3	3.9	V
Maximum package power dissipation at 25°C	D package	1190		mW
	Derate D package	9.5 mW/°C above 25°C		°C
Lead temperature range, soldering (4 s)		260		°C
Storage temperature, $T_{stg}$		-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±8000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	
	EIAJ, 0 Ω, 200 pF	±1000	
	IEC direct, 330 Ω, 150 pF	±4000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.  
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	3	3.3	3.6	V
$T_A$	Operating free-air temperature	-40	25	85	°C

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		DS90LV027A		UNIT
		D (SOIC)		
		8 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	Low-K thermal resistance <sup>(2)</sup>	212	°C/W
		High-K thermal resistance <sup>(2)</sup>	112	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	69.1		°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	47.7		°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	15.2		°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	47.2		°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	—		°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.  
 (2) Tested in accordance with the Low-K or High-K thermal metric definitions of EIA/JESD51-3 for leaded surface-mount packages.

## 6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)<sup>(1)(2)</sup>

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(3)</sup>	MAX	UNIT
V <sub>OD</sub>	Output differential voltage	R <sub>L</sub> = 100 Ω (see Figure 15), DO+, DO– pins	250	360	450	mV
ΔV <sub>OD</sub>	V <sub>OD</sub> magnitude change	R <sub>L</sub> = 100 Ω (see Figure 15), DO+, DO– pins		1	35	mV
V <sub>OH</sub>	Output high voltage	R <sub>L</sub> = 100 Ω (see Figure 15), DO+, DO– pins		1.4	1.6	V
V <sub>OL</sub>	Output low voltage	R <sub>L</sub> = 100 Ω (see Figure 15), DO+, DO– pins	0.9	1.1		V
V <sub>OS</sub>	Offset voltage	R <sub>L</sub> = 100 Ω (see Figure 15), DO+, DO– pins	1.125	1.2	1.375	V
ΔV <sub>OS</sub>	Offset magnitude change	R <sub>L</sub> = 100 Ω (see Figure 15), DO+, DO– pins	0	3	25	mV
I <sub>OXD</sub>	Power-off leakage	V <sub>OUT</sub> = V <sub>CC</sub> or GND, V <sub>CC</sub> = 0 V, DO+, DO– pins		±1	±10	μA
I <sub>OSD</sub>	Output short-circuit current	DO+, DO– pins		–5.7	–8	mA
V <sub>IH</sub>	Input high voltage	DI pin	2		V <sub>CC</sub>	V
V <sub>IL</sub>	Input low voltage	DI pin	GND		0.8	V
I <sub>IH</sub>	Input high current	V <sub>IN</sub> = 3.3 V or 2.4 V, DI pin		±2	±10	μA
I <sub>IL</sub>	Input low current	V <sub>IN</sub> = GND or 0.5 V, DI pin		±1	±10	μA
V <sub>CL</sub>	Input clamp voltage	I <sub>CL</sub> = –18 mA, DI pin	–1.5	–0.6		V
I <sub>CC</sub>	Power supply current	V <sub>IN</sub> = V <sub>CC</sub> or GND, V <sub>CC</sub> pin	No load	8	14	mA
			R <sub>L</sub> = 100 Ω	14	20	

- (1) Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except V<sub>OD</sub>.
- (2) The DS90LV027A is a current mode device and only function with datasheet specification when a resistive load is applied to the drivers outputs.
- (3) All typicals are given for: V<sub>CC</sub> = 3.3 V and T<sub>A</sub> = 25°C.


## 6.6 Switching Characteristics

R<sub>L</sub> = 100 Ω and C<sub>L</sub> = 15 pF, see Figure 16 and Figure 17 (unless otherwise noted)<sup>(1)(2)(3)</sup>


PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(4)</sup>	MAX	UNIT
t <sub>PHLD</sub>	Differential propagation delay high to low		0.3	0.8	1.5	ns
t <sub>PLHD</sub>	Differential propagation delay low to high		0.3	1.1	1.5	ns
t <sub>SKD1</sub>	Differential pulse skew  t <sub>PHLD</sub> – t <sub>PLHD</sub>   <sup>(5)</sup>		0	0.3	0.7	ns
t <sub>SKD2</sub>	Channel to channel skew <sup>(6)</sup>		0	0.4	0.8	ns
t <sub>SKD3</sub>	Differential part to part skew <sup>(7)</sup>		0		1	ns
t <sub>SKD4</sub>	Differential part to part skew <sup>(8)</sup>		0		1.2	ns
t <sub>TLH</sub>	Transition low to high time		0.2	0.5	1	ns
t <sub>THL</sub>	Transition high to low time		0.2	0.5	1	ns
f <sub>MAX</sub>	Maximum operating frequency <sup>(9)</sup>			350		MHz

- (1) These parameters are ensured by design. The limits are based on statistical analysis of the device over PVT (process, voltage, temperature) ranges.
- (2) C<sub>L</sub> includes probe and fixture capacitance.
- (3) Generator waveform for all tests unless otherwise specified: f = 1 MHz, Z<sub>O</sub> = 50 Ω, t<sub>r</sub> ≤ 1 ns, t<sub>f</sub> ≤ 1 ns (10%-90%).
- (4) All typicals are given for: V<sub>CC</sub> = 3.3 V and T<sub>A</sub> = 25°C.
- (5) t<sub>SKD1</sub>: |t<sub>PHLD</sub> – t<sub>PLHD</sub>|, is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel.
- (6) t<sub>SKD2</sub> is the Differential Channel to Channel Skew of any event on the same device.
- (7) t<sub>SKD3</sub>, Differential Part to Part Skew, is defined as the difference between the minimum and maximum specified differential propagation delays. This specification applies to devices at the same V<sub>CC</sub> and within 5°C of each other within the operating temperature range.
- (8) t<sub>SKD4</sub>, part to part skew, is the differential channel to channel skew of any event between devices. This specification applies to devices over recommended operating temperature and voltage ranges, and across process distribution. t<sub>SKD4</sub> is defined as |Max – Min| differential propagation delay.
- (9) f<sub>MAX</sub> generator input conditions: t<sub>r</sub> = t<sub>f</sub> < 1 ns (0% to 100%), 50% duty cycle, 0 V to 3 V. Output criteria: duty cycle = 45% / 55%, V<sub>OD</sub> > 250 mV, all channels switching.


## 6.7 Typical Characteristics




**Figure 1. Output High Voltage vs Power Supply Voltage**




**Figure 2. Output Low Voltage vs Power Supply Voltage**




**Figure 3. Output Short-Circuit Current vs Power Supply Voltage**



**Figure 4. Differential Output Voltage vs Power Supply Voltage**



**Figure 5. Differential Output Voltage vs Load Resistor**



**Figure 6. Offset Voltage vs Power Supply Voltage**

Typical Characteristics (continued)




Figure 7. Power Supply Current vs Power Supply Voltage




Figure 8. Power Supply Current vs Ambient Temperature




Figure 9. Differential Propagation Delay vs Power Supply Voltage




Figure 10. Differential Propagation Delay vs Ambient Temperature




Figure 11. Differential Skew vs Power Supply Voltage







Figure 12. Differential Skew vs Ambient Temperature


**Typical Characteristics (continued)**


## 7 Parameter Measurement Information



Copyright © 2016, Texas Instruments Incorporated

Figure 15. Differential Driver DC Test Circuit



Copyright © 2016, Texas Instruments Incorporated

Figure 16. Differential Driver Propagation Delay and Transition Time Test Circuit




Figure 17. Differential Driver Propagation Delay and Transition Time Waveforms

## 8 Detailed Description

### 8.1 Overview


LVDS drivers and receivers are intended to be primarily used in an uncomplicated point-to-point configuration as is shown in Figure 19. This configuration provides a clean signaling environment for the fast edge rates of the drivers. The receiver is connected to the driver through a balanced media which may be a standard twisted pair cable, a parallel pair cable, or simply PCB traces. Typically, the characteristic differential impedance of the media is in the range of 100 Ω. A termination resistor of 100 Ω (selected to match the media), and is placed as close to the receiver input pins as possible. The termination resistor converts the driver output current (current mode) into a voltage that is detected by the receiver. Other configurations are possible such as a multi-receiver configuration, but the effects of a mid-stream connector(s), cable stub(s), and other impedance discontinuities as well as ground shifting, noise margin limits, and total termination loading must be considered. The DS90LV027A differential line driver is a balanced current source design. A current mode driver, generally speaking has a high output impedance and supplies a constant current for a range of loads (a voltage mode driver on the other hand supplies a constant voltage for a range of loads). Current is switched through the load in one direction to produce a logic state and in the other direction to produce the other logic state. The output current is typically 3.1 mA, a minimum of 2.5 mA, and a maximum of 4.5 mA. The current mode driver requires (as discussed above) that a resistive termination be employed to terminate the signal and to complete the loop as shown in Figure 19. AC or unterminated configurations are not allowed. The 3.1-mA loop current develops a differential voltage of 310 mV across the 100-Ω termination resistor which the receiver detects with a 250-mV minimum differential noise margin, (driven signal minus receiver threshold (250 mV – 100 mV = 150 mV)). The signal is centered around 1.2 V (Driver Offset, VOS) with respect to ground as shown in Figure 18.

#### NOTE


The steady-state voltage (VSS) peak-to-peak swing is twice the differential voltage (VOD) and is typically 620 mV.

The current mode driver provides substantial benefits over voltage mode drivers, such as an RS-422 driver. Its quiescent current remains relatively flat versus switching frequency. Whereas the RS-422 voltage mode driver increases exponentially in most case from 20 MHz to 50 MHz. This is due to the overlap current that flows between the rails of the device when the internal gates switch. Whereas the current mode driver switches a fixed current between its output without any substantial overlap current. This is similar to some ECL and PECL devices, but without the heavy static ICC requirements of the ECL/PECL designs. LVDS requires >80% less current than similar PECL devices. AC specifications for the driver are a tenfold improvement over other existing RS-422 drivers.

### 8.2 Functional Block Diagrams



Copyright © 2016, Texas Instruments Incorporated



Copyright © 2016, Texas Instruments Incorporated

### 8.3 Feature Description

#### 8.3.1 LVDS Fail-Safe

This section addresses the common concerns of fail-safe biasing of LVDS interconnects, specifically looking at the DS90LV027A driver outputs and the DS90LV028A receiver inputs.

The LVDS receiver is a high-gain, high-speed device that amplifies a small differential signal (20 mV) to CMOS logic levels. Due to the high gain and tight threshold of the receiver, take care to prevent noise from appearing as a valid signal.

The internal fail-safe circuitry of the receiver is designed to source or sink a small amount of current, providing fail-safe protection (a stable known state of HIGH output voltage) for floating, terminated, or shorted receiver inputs.

1. Open Input Pins: The DS90LV028A is a dual receiver device, and if an application requires only 1 receiver, the unused channel inputs must be left OPEN. Do not tie unused receiver inputs to ground or any other voltages. The input is biased by internal high value pullup and pulldown resistors to set the output to a HIGH state. This internal circuitry ensures a HIGH, stable output state for open inputs.
2. Terminated Input: If the DS90LV027A driver is disconnected (cable unplugged), or if the DS90LV027A driver is in a TRI-STATE or power-off condition, the receiver output is in a HIGH state again, even with the end of cable 100-Ω termination resistor across the input pins. The unplugged cable can become a floating antenna which can pick up noise. If the cable picks up more than 10 mV of differential noise, the receiver may see the noise as a valid signal and switch. To insure that any noise is seen as common-mode and not differential, a balanced interconnect must be used. Twisted pair cable offers better balance than flat ribbon cable.
3. Shorted Inputs: If a fault condition occurs that shorts the receiver inputs together, thus resulting in a 0-V differential input voltage, the receiver output remains in a HIGH state. Shorted input fail-safe is not supported across the common-mode range of the device (GND to 2.4 V). It is only supported with inputs shorted and no external common-mode voltage applied.

External lower value pullup and pulldown resistors (for a stronger bias) may be used to boost fail-safe in the presence of higher noise levels. The pullup and pulldown resistors must be in the 5-kΩ to 15-kΩ range to minimize loading and waveform distortion to the driver. The common-mode bias point must be set to approximately 1.2 V (less than 1.75 V) to be compatible with the internal circuitry.




Figure 18. Driver Output Levels

### 8.4 Device Functional Modes

Table 1 lists the functional modes of the DS90LV027A.

Table 1. Truth Table

INPUT	OUTPUTS	
	DO+	DO-
L	L	H
H	H	L

## 9 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


### 9.1 Application Information

The DS90LV027A has a flow-through pinout that allows for easy PCB layout. The LVDS signals on one side of the device easily allows for matching electrical lengths of the differential pair trace lines between the driver and the receiver as well as allowing the trace lines to be close together to couple noise as common-mode. Noise isolation is achieved with the LVDS signals on one side of the device and the TTL signals on the other side.

General application guidelines and hints for LVDS drivers and receivers may be found in the following application notes:

- [LVDS Owner's Manual](#)
- [AN-808 Long Transmission Lines and Data Signal Quality](#)
- [AN-977 LVDS Signal Quality: Jitter Measurements Using Eye Patterns Test Report](#)
- [AN-971 An Overview of LVDS Technology](#)
- [AN-916 A Practical Guide To Cable Selection](#)
- [AN-805 Calculating Power Dissipation for Differential Line Drivers](#)
- [AN-903 A Comparison of Differential Termination Techniques](#)

### 9.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

**Figure 19. LVDS Application Schematic**

#### 9.2.1 Design Requirements

When using LVDS devices, it is important to remember to specify controlled impedance PCB traces, cable assemblies, and connectors. All components of the transmission media must have a matched differential impedance of about 100 Ω. They must not introduce major impedance discontinuities. Balanced cables (for example, twisted pair) are usually better than unbalanced cables (ribbon cable) for noise reduction and signal quality.

Balanced cables tend to generate less EMI due to field canceling effects and also tend to pick up electromagnetic radiation as common-mode (not differential mode) noise which is rejected by the LVDS receiver.

For cable distances < 0.5 M, most cables can be made to work effectively. For distances 0.5 M ≤ d ≤ 10 M, CAT5 (Category 5) twisted pair cable works well, is readily available, and relatively inexpensive.

## Typical Application (continued)

### 9.2.2 Detailed Design Procedure


#### 9.2.2.1 Probing LVDS Transmission Lines

Always use high impedance (>100 k $\Omega$ ), low capacitance (<2 pF) scope probes with a wide bandwidth (1 GHz) scope. Improper probing gives deceiving results.

A pseudo-random bit sequence (PRBS) of  $2^9-1$  bits was programmed into a function generator (Tektronix HFS9009) and connected to the driver inputs through 50- $\Omega$  cables and SMB connectors. An oscilloscope (Tektronix 11801B) was used to probe the resulting eye pattern, measured differentially at the input to the receiver. A 100- $\Omega$  resistor was used to terminate the pair at the far end of the cable. The measurements were taken at the far end of the cable, at the input of the receiver, and used for the jitter analysis for Figure 21. The frequency of the input signal was increased until the measured jitter (ttcs) equaled 20% with respect to the unit interval (ttui) for the particular cable length under test. Twenty percent jitter is a reasonable place to start with many system designs. The data used was NRZ. Jitter was measured at the 0-V differential voltage of the differential eye pattern.

The DS90LV027A and DS90LV028A can be evaluated using the new DS90LV047-048AEVM.

### 9.2.3 Application Curves



## 10 Power Supply Recommendations


Although the DS90LV027A draws very little power while at rest, at higher switching frequencies there is a dynamic current component which increases the overall power consumption. The DS90LV027A power supply connection must take this additional current consumption into consideration for maximum power requirements.

## 11 Layout

### 11.1 Layout Guidelines

- Use at least 4 PCB layers (top to bottom); LVDS signals, ground, power, and TTL signals.
- Isolate TTL signals from LVDS signals, otherwise the TTL may couple onto the LVDS lines. Best practice is to place TTL and LVDS signals on different layers which are isolated by power or ground plane(s).
- Keep drivers and receivers as close to the (LVDS port side) connectors as possible.

### 11.2 Layout Example



**Figure 22. Simplified DS90LV027A and DS90LV028A Layout**

## 12 デバイスおよびドキュメントのサポート

### 12.1 ドキュメントのサポート

#### 12.1.1 関連資料

関連資料については、以下を参照してください。

- 『LVDSオーナー・マニュアル』
- 『AN-808、長い伝送ラインとデータ信号の品質』
- 『AN-977、LVDS信号の品質: アイ・パターンを使用したジッタ測定の実験・レポート』
- 『AN-971、LVDSテクノロジーの概要』
- 『AN-916、ケーブル選択の実践的ガイド』
- 『AN-805、差動ライン・ドライバの消費電力の計算』
- 『AN-903、差動終端技法の比較』

### 12.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](http://ti.com)のデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 12.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.4 商標

E2E is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 12.5 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

### 12.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。これらの情報は、指定のデバイスに対して提供されている最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DS90LV027ATM	LIFEBUY	SOIC	D	8	95	Non-RoHS & Green	Call TI	Level-1-235C-UNLIM	-40 to 85	LV27A TM	
DS90LV027ATM/NOPB	ACTIVE	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LV27A TM	Samples
DS90LV027ATMX/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LV27A TM	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS90LV027ATMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS90LV027ATMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
DS90LV027ATM	D	SOIC	8	95	495	8	4064	3.05
DS90LV027ATM	D	SOIC	8	95	495	8	4064	3.05
DS90LV027ATM/NOPB	D	SOIC	8	95	495	8	4064	3.05




D0008A

# PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



## NOTES:


1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed  $.006$  [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

# EXAMPLE BOARD LAYOUT


D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated