

# ISOM8610 80V、150mA 常時開のオプト エミュレータ スイッチ、FET 内蔵

## 1 特長

- 業界標準のフォトランジスタ オプトカプラとのドロップイン互換性およびピン互換アップグレード
- シングル チャネル ダイオード エミュレータ入力
- 単極、常時開、対称 80V 出力スイッチ
- 1 次側電流制御スイッチ。80V スwitchングに絶縁高電圧電源の追加不要
- $V_{OFF} = 70V$  において、非常に低いオフ状態リーク
  - 25°Cの動作温度で 250nA 未満
  - 55°C～125°Cの動作温度範囲全体にわたって 1μA 未満
- 迅速な応答時間: 10μs (標準値) ( $I_F = 5mA$ ,  $V_{CC} = 20V$ ,  $R_L = 200\Omega$ ,  $C_L = 50pF$ )
- きわめて低い入力トリガ電流: 800μA (25°C 時)
- 堅牢な絶縁バリア:
  - 絶縁定格: 最大 3750V<sub>RMS</sub>
  - 動作電圧: 500V<sub>RMS</sub>、707V<sub>PK</sub>
  - サージ耐性: 最大 10kV
- 産業用温度範囲をサポート: -55°C～125°C
- 小型 SO-4 パッケージ
- 安全性関連認証取得予定:
  - UL 1577 認定、3750V<sub>RMS</sub> の絶縁
  - VDE による DIN EN IEC 60747-17 (VDE 0884-17) 準拠
  - IEC 62368-1 認定、IEC 61010-1 認定
  - CQC GB 4943.1 認定

## 2 アプリケーション

- ファクトリ オートメーション / 制御
- ビル オートメーション
- 電化製品
- 試験 / 測定機器

## 3 概要

ISOM8610 は 80V 単極、常時開スイッチで、オプト エミュレータ入力を備えています。フォトカプラ エミュレータ入力により、2 次側の電源を必要とせずに、双方向 MOSFET を制御します。本デバイスは、従来の多くのオプトカプラとピン互換であり、ドロップイン交換が可能なため、PCB の再設計なしで業界標準パッケージを拡張できます。


ISOM8610 フォトカプラ エミュレータ スイッチは、広い温度範囲、厳格なプロセス管理による部品間のばらつきの低減など、フォトカプラに比べて信頼性と性能の面で大幅に優れています。エミュレートによるダイオード入力段は、経年変化の影響を補償する必要がないので、LED の経年劣化があってもデバイスの寿命全体にわたって大きいバイアス電流を必要とするフォトカプラよりも、消費電力が小さくなっています。ISOM8610 のスイッチ出力は、デバイスの寿命全体にわたってアノード / カソード ピンを流れる、わずか 0.8mA の電流で制御できるので、システムの消費電力を削減できます。

ISOM8610 は、3.75kV<sub>RMS</sub> の絶縁定格に対応する、小型の SO-4 パッケージで提供されます。このデバイスは高い性能と信頼性を備えており、ビル オートメーション、ファクトリ オートメーション、半導体テスト、産業用コントローラの I/O モジュールなどのアプリケーションに使用できます。

### パッケージ情報

| 部品番号     | パッケージ (1)   | パッケージサイズ (2)  | 本体サイズ (公称)    |
|----------|-------------|---------------|---------------|
| ISOM8610 | DFG (SO, 4) | 7.0mm × 3.5mm | 4.8mm × 3.5mm |

- 詳細については、[セクション 12](#) を参照してください。
- パッケージサイズ (長さ × 幅) は公称値であり、該当する場合はピンも含まれます。



アプリケーション例の概略



## Table of Contents

|                                                  |           |                                                                  |           |
|--------------------------------------------------|-----------|------------------------------------------------------------------|-----------|
| <b>1 特長</b> .....                                | <b>1</b>  | 8.2 Functional Block Diagram.....                                | <b>12</b> |
| <b>2 アプリケーション</b> .....                          | <b>1</b>  | 8.3 Feature Description.....                                     | <b>13</b> |
| <b>3 概要</b> .....                                | <b>1</b>  | 8.4 Device Functional Modes.....                                 | <b>13</b> |
| <b>4 Pin Configuration and Functions</b> .....   | <b>3</b>  | <b>9 Application and Implementation</b> .....                    | <b>14</b> |
| <b>5 Specifications</b> .....                    | <b>4</b>  | 9.1 Application Information.....                                 | <b>14</b> |
| 5.1 Absolute Maximum Ratings.....                | <b>4</b>  | 9.2 Typical Application.....                                     | <b>14</b> |
| 5.2 ESD Ratings.....                             | <b>4</b>  | 9.3 Power Supply Recommendations.....                            | <b>16</b> |
| 5.3 Recommended Operating Conditions.....        | <b>4</b>  | 9.4 Layout.....                                                  | <b>16</b> |
| 5.4 Thermal Information.....                     | <b>5</b>  | <b>10 Device and Documentation Support</b> .....                 | <b>17</b> |
| 5.5 Power Ratings.....                           | <b>5</b>  | 10.1 Documentation Support.....                                  | <b>17</b> |
| 5.6 Insulation Specifications.....               | <b>6</b>  | 10.2 ドキュメントの更新通知を受け取る方法.....                                     | <b>17</b> |
| 5.7 Safety-Related Certifications.....           | <b>7</b>  | 10.3 サポート・リソース.....                                              | <b>17</b> |
| 5.8 Safety Limiting Values.....                  | <b>7</b>  | 10.4 Trademarks.....                                             | <b>17</b> |
| 5.9 Electrical Characteristics.....              | <b>8</b>  | 10.5 静電気放電に関する注意事項.....                                          | <b>17</b> |
| 5.10 Switching Characteristics.....              | <b>9</b>  | 10.6 用語集.....                                                    | <b>17</b> |
| <b>6 Typical Characteristics</b> .....           | <b>9</b>  | <b>11 Revision History</b> .....                                 | <b>17</b> |
| <b>7 Parameter Measurement Information</b> ..... | <b>11</b> | <b>12 Mechanical, Packaging, and Orderable Information</b> ..... | <b>18</b> |
| <b>8 Detailed Description</b> .....              | <b>12</b> |                                                                  |           |
| 8.1 Overview.....                                | <b>12</b> |                                                                  |           |

## 4 Pin Configuration and Functions




図 4-1. ISOM8610 DFG Package, 4-Pin SOIC (Top View)

表 4-1. Pin Functions

| PIN  |     | TYPE <sup>(1)</sup> | Description                          |
|------|-----|---------------------|--------------------------------------|
| NAME | NO. |                     |                                      |
| AN   | 1   | I                   | Anode connection of diode emulator   |
| CAT  | 2   | I                   | Cathode connection of diode emulator |
| S2   | 3   | I/O                 | Switch input                         |
| S1   | 4   | I/O                 | Switch input                         |

(1) I = input, O = output

## 5 Specifications

### 5.1 Absolute Maximum Ratings

See <sup>(1)</sup> <sup>(2)</sup>

|        |                       |                                          | MIN | MAX  | UNIT  |
|--------|-----------------------|------------------------------------------|-----|------|-------|
| Input  | $I_{F(max)}$          | LED forward current                      |     | 50   | mA    |
|        | $V_R$                 | Input reverse voltage at $I_R = 10\mu A$ |     | 7    | V     |
|        | $P_I$                 | Input power dissipation                  |     | 100  | mW    |
| Output | $V_{OFF}$             | Blocking voltage                         |     | 80   | V     |
|        | $I_O$                 | Output continuous load current           |     | 200  | mA    |
|        | $\Delta I_O/^\circ C$ | Output continuous load current           |     | -1.1 | mA/°C |
|        | $I_{OP}$              | Output pulse current (1μs width)         |     | 600  | mA    |
|        | $P_O$                 | Output power dissipation                 |     | 150  | mW    |
|        | $P_T$                 | Total power dissipation                  |     | 200  | mW    |
|        | $T_{stg}$             | Storage temperature                      | -65 | 150  | °C    |

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) All specifications are at  $T_A = 25^\circ C$  unless otherwise noted

### 5.2 ESD Ratings

|             |                                       |                                                                                                     | VALUE | UNIT |
|-------------|---------------------------------------|-----------------------------------------------------------------------------------------------------|-------|------|
| $V_{(ESD)}$ | Electrostatic discharge               | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>                         | ±2000 | V    |
|             |                                       | Charged device model (CDM), ANSI/ESDA/JEDEC JS-002, all pins <sup>(2)</sup>                         | ±1000 |      |
| IEC ESD     | IEC 61000-4-2, IEC ESD across barrier | Contact discharge per IEC 61000-4-2; Isolation barrier withstand test <sup>(3)</sup> <sup>(4)</sup> | ± 7   | kV   |

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.
- (3) IEC ESD strike is applied across the barrier with all pins on each side tied together creating a two-terminal device.
- (4) Testing is carried out in air or oil to determine the intrinsic contact discharge capability of the device.

### 5.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

|             |                                                            | MIN | NOM | MAX | UNIT |
|-------------|------------------------------------------------------------|-----|-----|-----|------|
| $T_A$       | Ambient temperature                                        | -55 |     | 125 | °C   |
| $T_J$       | Junction temperature                                       | -55 |     | 150 |      |
| $I_{F(ON)}$ | Input ON-state forward current                             | 0.8 |     | 20  | mA   |
| $I_O$       | Output continuous load current at $I_F=3mA$ <sup>(1)</sup> |     |     | 150 |      |
| $V_{OFF}$   | Output Blocking Voltage                                    |     |     | 70  | V    |

- (1) For  $T_A=25^\circ C$ , Current available to load must be derated by 1mA/°C for  $T_A > 25^\circ C$

## 5.4 Thermal Information

| THERMAL METRIC <sup>(1)</sup> |                                              | ISOM8610 | UNIT |
|-------------------------------|----------------------------------------------|----------|------|
|                               |                                              | DFG      |      |
|                               |                                              | 4 PINS   |      |
| $R_{\theta JA}$               | Junction-to-ambient thermal resistance       | 206.3    | °C/W |
| $R_{\theta JC(top)}$          | Junction-to-case (top) thermal resistance    | 96.8     | °C/W |
| $R_{\theta JB}$               | Junction-to-board thermal resistance         | 130.4    | °C/W |
| $\Psi_{JT}$                   | Junction-to-top characterization parameter   | 52.9     | °C/W |
| $\Psi_{JB}$                   | Junction-to-board characterization parameter | 127.5    | °C/W |

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

## 5.5 Power Ratings

| PARAMETER |                                        | TEST CONDITIONS                                                                                   | MIN | TYP | MAX | UNIT |
|-----------|----------------------------------------|---------------------------------------------------------------------------------------------------|-----|-----|-----|------|
| $P_D$     | Maximum power dissipation (both sides) | $I_F = 20\text{mA}$ , $T_J = 150^\circ\text{C}$ , $I_O = 150\text{mA}$ , $T_A = 25^\circ\text{C}$ |     |     | 310 | mW   |
| $P_{D1}$  | Maximum power dissipation (side-1)     |                                                                                                   |     |     | 36  | mW   |
| $P_{D2}$  | Maximum power dissipation (side-2)     |                                                                                                   |     |     | 274 | mW   |

## 5.6 Insulation Specifications

| PARAMETER                             |                                                       | TEST CONDITIONS                                                                                                                                                                                                                                                                            | VALUE              | UNIT             |
|---------------------------------------|-------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------|------------------|
|                                       |                                                       |                                                                                                                                                                                                                                                                                            | 4-DFG              |                  |
| IEC 60664-1                           |                                                       |                                                                                                                                                                                                                                                                                            |                    |                  |
| CLR                                   | External clearance <sup>(1)</sup>                     | Side 1 to side 2 distance through air                                                                                                                                                                                                                                                      | > 5                | mm               |
| CPG                                   | External creepage <sup>(1)</sup>                      | Side 1 to side 2 distance across package surface                                                                                                                                                                                                                                           | > 5                | mm               |
| DTI                                   | Distance through the insulation                       | Minimum internal gap (internal clearance)                                                                                                                                                                                                                                                  | >17                | μm               |
| CTI                                   | Comparative tracking index                            | IEC 60112; UL 746A                                                                                                                                                                                                                                                                         | >400               | V                |
|                                       | Material Group                                        | According to IEC 60664-1                                                                                                                                                                                                                                                                   | II                 |                  |
|                                       | Overvoltage category per IEC 60664-1                  | Rated mains voltage ≤ 150V <sub>RMS</sub>                                                                                                                                                                                                                                                  | I-IV               |                  |
|                                       |                                                       | Rated mains voltage ≤ 300V <sub>RMS</sub>                                                                                                                                                                                                                                                  | I-IV               |                  |
|                                       |                                                       | Rated mains voltage ≤ 600V <sub>RMS</sub>                                                                                                                                                                                                                                                  | I-III              |                  |
| DIN EN IEC 60747-17 (VDE 0884-17) (2) |                                                       |                                                                                                                                                                                                                                                                                            |                    |                  |
| V <sub>IORM</sub>                     | Maximum repetitive peak isolation voltage             | AC voltage (bipolar)                                                                                                                                                                                                                                                                       | 707                | V <sub>PK</sub>  |
| V <sub>IOWM</sub>                     | Maximum isolation working voltage                     | AC voltage (sine wave); time-dependent dielectric breakdown (TDDb) test                                                                                                                                                                                                                    | 500                | V <sub>RMS</sub> |
|                                       |                                                       | DC voltage                                                                                                                                                                                                                                                                                 | 707                | V <sub>DC</sub>  |
| V <sub>IOTM</sub>                     | Maximum transient isolation voltage                   | V <sub>TEST</sub> = V <sub>IOTM</sub> , t = 60s (qualification); V <sub>TEST</sub> = 1.2 × V <sub>IOTM</sub> , t = 1s (100% production)                                                                                                                                                    | 5303               | V <sub>PK</sub>  |
| V <sub>IMP</sub>                      | Maximum impulse voltage <sup>(3)</sup>                | Tested in air, 1.2/50μs waveform per IEC 62368-1                                                                                                                                                                                                                                           | 7200               | V <sub>PK</sub>  |
| V <sub>IOSM</sub>                     | Maximum surge isolation voltage <sup>(3)</sup>        | Test method per IEC 62368-1, 1.2/50μs waveform, V <sub>TEST</sub> = 1.6 × V <sub>IMP</sub> or min 10 kV <sub>PK</sub> (qualification)                                                                                                                                                      | 6250               | V <sub>PK</sub>  |
| q <sub>pd</sub>                       | Apparent charge <sup>(4)</sup>                        | Method a: After I/O safety test subgroup 2/3, V <sub>ini</sub> = V <sub>IOTM</sub> , t <sub>ini</sub> = 60s; V <sub>pd(m)</sub> = 1.2 × V <sub>IORM</sub> , t <sub>m</sub> = 10s                                                                                                           | ≤ 5                | pC               |
|                                       |                                                       | Method a: After environmental tests subgroup 1, V <sub>ini</sub> = V <sub>IOTM</sub> , t <sub>ini</sub> = 60s; V <sub>pd(m)</sub> = 1.6 × V <sub>IORM</sub> , t <sub>m</sub> = 10s                                                                                                         | ≤ 5                |                  |
|                                       |                                                       | Method b: At routine test (100% production), V <sub>ini</sub> = 1.2 × V <sub>IOTM</sub> , t <sub>ini</sub> = 1s; V <sub>pd(m)</sub> = 1.875 × V <sub>IORM</sub> , t <sub>m</sub> = 1s (method b1) or V <sub>pd(m)</sub> = V <sub>ini</sub> , t <sub>m</sub> = t <sub>ini</sub> (method b3) | ≤ 5                |                  |
| C <sub>IO</sub>                       | Barrier capacitance, input to output <sup>(5)</sup>   | V <sub>IO</sub> = 0.4 × sin (2 πft), f = 1MHz                                                                                                                                                                                                                                              | 1                  | pF               |
| R <sub>IO</sub>                       | Insulation resistance, input to output <sup>(5)</sup> | V <sub>IO</sub> = 500V, T <sub>A</sub> = 25°C                                                                                                                                                                                                                                              | > 10 <sup>12</sup> | Ω                |
|                                       |                                                       | V <sub>IO</sub> = 500V, 100°C ≤ T <sub>A</sub> ≤ 125°C                                                                                                                                                                                                                                     | > 10 <sup>11</sup> |                  |
|                                       |                                                       | V <sub>IO</sub> = 500V at T <sub>S</sub> = 150°C                                                                                                                                                                                                                                           | > 10 <sup>9</sup>  |                  |
|                                       | Pollution degree                                      |                                                                                                                                                                                                                                                                                            | 2                  |                  |
|                                       | Climatic category                                     |                                                                                                                                                                                                                                                                                            | 55/125/21          |                  |
| UL 1577                               |                                                       |                                                                                                                                                                                                                                                                                            |                    |                  |
| V <sub>ISO</sub>                      | Withstand isolation voltage                           | V <sub>TEST</sub> = V <sub>ISO</sub> , t = 60s (qualification); V <sub>TEST</sub> = 1.2 × V <sub>ISO</sub> , t = 1s (100% production)                                                                                                                                                      | 3750               | V <sub>RMS</sub> |

- (1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed circuit board are used to help increase these specifications.
- (2) Testing is carried out in air to determine the surge immunity of the package.
- (3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- (4) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (5) All pins on each side of the barrier tied together creating a two-pin device.

## 5.7 Safety-Related Certifications

| VDE                                                            | CSA                                                      | UL                                                                 | CQC                                        | TUV                                                                      |
|----------------------------------------------------------------|----------------------------------------------------------|--------------------------------------------------------------------|--------------------------------------------|--------------------------------------------------------------------------|
| Plan to certify according to DIN EN IEC 60747-17 (VDE 0884-17) | Plan to certify according to IEC 61010-1 and IEC 62368-1 | Plan to certify according to UL 1577 Component Recognition Program | Plan to certify according to GB4943.1-2011 | Plan to certify according to EN 61010-1:2010/A1:2019 and EN 62368-1:2014 |
| Certificate planned                                            | Certificate planned                                      | Certificate planned                                                | Certificate planned                        | Certificate planned                                                      |

## 5.8 Safety Limiting Values

Safety limiting<sup>(1)</sup> intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

| PARAMETER                  |                                | TEST CONDITIONS                                                                                                      | MIN | TYP | MAX | UNIT |
|----------------------------|--------------------------------|----------------------------------------------------------------------------------------------------------------------|-----|-----|-----|------|
| <b>SOP-4 PACKAGE (DFG)</b> |                                |                                                                                                                      |     |     |     |      |
| I <sub>S</sub>             | Safety limiting input current  | R <sub>θJA</sub> =206.3°C/W, V <sub>F</sub> =1.5V, I <sub>O</sub> =0mA, T <sub>J</sub> =150°C, T <sub>A</sub> =25°C  |     |     | 400 | mA   |
|                            | Safety limiting output current | R <sub>θJA</sub> =206.3°C/W, V <sub>F</sub> =1.5V, I <sub>F</sub> =20mA, T <sub>J</sub> =150°C, T <sub>A</sub> =25°C |     |     | 270 | mA   |
| P <sub>S</sub>             | Safety limiting total power    | R <sub>θJA</sub> =206.3°C/W, T <sub>J</sub> =150°C, T <sub>A</sub> =25°C                                             |     |     | 610 | mW   |
| T <sub>S</sub>             | Maximum safety temperature     |                                                                                                                      |     |     | 150 | °C   |

- (1) The maximum safety temperature, T<sub>S</sub>, has the same value as the maximum junction temperature, T<sub>J</sub>, specified for the device. The I<sub>S</sub> and P<sub>S</sub> parameters represent the safety current and safety power respectively. The maximum limits of I<sub>S</sub> and P<sub>S</sub> should not be exceeded. These limits vary with the ambient temperature, T<sub>A</sub>.  
The junction-to-air thermal resistance, R<sub>θJA</sub>, in the table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:  
 $T_J = T_A + R_{\theta JA} \times P$ , where P is the power dissipated in the device.  
 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$ , where T<sub>J(max)</sub> is the maximum allowed junction temperature.  
 $P_S = I_S \times V_I$ , where V<sub>I</sub> is the maximum input voltage.

## 5.9 Electrical Characteristics

All specifications are at  $T_A = 25^\circ\text{C}$  unless otherwise noted

| PARAMETER                                                          |                                                                    | TEST CONDITIONS                                                              | T <sub>A</sub>                              | MIN            | TYP   | MAX  | UNIT  |    |
|--------------------------------------------------------------------|--------------------------------------------------------------------|------------------------------------------------------------------------------|---------------------------------------------|----------------|-------|------|-------|----|
| INPUT                                                              |                                                                    |                                                                              |                                             |                |       |      |       |    |
| V <sub>F</sub>                                                     | Input forward voltage                                              | I <sub>F</sub> = I <sub>FT</sub>                                             | 25°C                                        | 0.9            | 1.1   | 1.3  | V     |    |
|                                                                    |                                                                    |                                                                              | –55°C to 125°C                              | 0.85           | 1.1   | 1.35 |       |    |
|                                                                    |                                                                    | I <sub>F</sub> = 5mA                                                         | 25°C                                        | 1.1            | 1.3   | 1.5  |       |    |
|                                                                    |                                                                    |                                                                              | –55°C to 125°C                              | 1.1            | 1.3   | 1.55 |       |    |
| I <sub>R</sub>                                                     | Input reverse current                                              | V <sub>R</sub> = 5V                                                          | –55°C to 125°C                              |                |       | 10   | μA    |    |
| C <sub>IN</sub>                                                    | Input capacitance                                                  | f = 1MHz, V <sub>F</sub> = 0V                                                | 25°C                                        |                | 17    | 28   | pF    |    |
| I <sub>FT</sub>                                                    | Input Trigger forward current; see <a href="#">7-3</a>             | I <sub>o</sub> = 100mA <sup>(1)</sup> , R <sub>ON</sub> = 10Ω <sup>(2)</sup> | 25°C                                        |                | 0.65  | 0.8  | mA    |    |
|                                                                    |                                                                    |                                                                              | –55°C to 125°C                              |                | 0.65  | 1.2  |       |    |
| I <sub>FT,release</sub>                                            | Release Trigger Current                                            | I <sub>OFF</sub> = 1μA at 70V                                                | –55°C to 125°C                              | 0.1            |       |      | mA    |    |
| V <sub>F, release</sub>                                            | Release Trigger Voltage                                            | I <sub>OFF</sub> = 1μA at 70V                                                | –55°C to 125°C                              | 0.7            |       |      | V     |    |
| I <sub>F(ON)</sub>                                                 | Input on-state forward current                                     | I <sub>o</sub> = 100mA, R <sub>ON</sub> < 10Ω                                | 25°C                                        | 0.8            |       | 20   | mA    |    |
|                                                                    |                                                                    | I <sub>o</sub> = 100mA <sup>(1)</sup> , R <sub>ON</sub> < 15Ω                | –55°C to 125°C                              | 1.2            |       | 20   |       |    |
| OUTPUT                                                             |                                                                    |                                                                              |                                             |                |       |      |       |    |
| V <sub>OFF</sub>                                                   | Output Blocking voltage                                            | I <sub>F</sub> = 0mA                                                         | –55°C to 125°C                              |                |       | 70   | V     |    |
| R <sub>ON</sub>                                                    | Output on-state resistance; see <a href="#">7-3</a>                | I <sub>F</sub> = I <sub>FT</sub> , I <sub>o</sub> = 20mA                     | 25°C                                        |                | 6.5   | 9    | Ω     |    |
|                                                                    |                                                                    |                                                                              | –55°C to 125°C                              |                | 6.5   | 12   |       |    |
|                                                                    | Output on-state resistance; see <a href="#">7-3</a> <sup>(1)</sup> | I <sub>F</sub> = I <sub>FT</sub> , I <sub>o</sub> = 100mA                    | 25°C                                        |                | 7     | 10   |       |    |
|                                                                    |                                                                    |                                                                              | –55°C to 125°C                              |                | 7     | 13   |       |    |
|                                                                    | Output on-state resistance; see <a href="#">7-3</a>                | I <sub>F</sub> = I <sub>FT</sub> , I <sub>o</sub> = 100mA, t<1s              | 25°C                                        |                | 7     | 10   |       |    |
|                                                                    |                                                                    |                                                                              | –55°C to 125°C                              |                | 5.5   | 7    |       |    |
|                                                                    |                                                                    | Output on-state resistance; see <a href="#">7-3</a>                          | I <sub>F</sub> = 3mA, I <sub>o</sub> = 20mA | 25°C           |       | 5.5  |       | 12 |
|                                                                    |                                                                    |                                                                              |                                             | –55°C to 125°C |       | 5.5  |       | 12 |
| Output on-state resistance; see <a href="#">7-3</a> <sup>(1)</sup> | I <sub>F</sub> = 3mA, I <sub>o</sub> = 100mA                       | 25°C                                                                         |                                             | 6              | 7.5   |      |       |    |
|                                                                    |                                                                    | –55°C to 125°C                                                               |                                             | 6              | 12    |      |       |    |
| I <sub>F</sub> = 3mA, I <sub>o</sub> = 100mA, t<1s                 |                                                                    | 25°C                                                                         |                                             | 5              | 7     |      |       |    |
|                                                                    |                                                                    |                                                                              |                                             |                |       |      |       |    |
| C <sub>OFF</sub>                                                   | Output off-state capacitance                                       | I <sub>F</sub> = 0mA, V <sub>L</sub> = 60V, f = 1MHz                         | –55°C to 125°C                              |                | 6.5   | 8    | pF    |    |
| I <sub>LEAK</sub>                                                  | Output off-state leakage; see <a href="#">7-2</a>                  | I <sub>F</sub> = 0mA, V <sub>OFF</sub> = 70V                                 | 25°C                                        |                |       | 250  | nA    |    |
|                                                                    |                                                                    |                                                                              | –55°C to 125°C                              |                |       | 1    | μA    |    |
| R <sub>ON FLAT</sub>                                               | On-state resistance flatness                                       | I <sub>F</sub> = 5mA                                                         | 25°C                                        |                | 45    | 75   | mΩ    |    |
|                                                                    |                                                                    |                                                                              | –55°C to 125°C                              |                | 45    | 115  |       |    |
| R <sub>ON DRIFT</sub>                                              | On-state resistance drift across temperature                       | I <sub>F</sub> = 3mA, I <sub>o</sub> = 40mA                                  | –55°C to 125°C                              |                | 23    | 60   | mΩ/°C |    |
| BW                                                                 | –3dB Bandwidth; see <a href="#">7-4</a>                            | I <sub>F</sub> = 5mA, R <sub>L</sub> = 50Ω                                   | 25°C                                        | 100            |       |      | MHz   |    |
| I <sub>L</sub>                                                     | Insertion Loss (LED On); see <a href="#">7-4</a>                   | I <sub>F</sub> = 5mA, R <sub>L</sub> = 50Ω, f = 1MHz                         | 25°C                                        |                | –0.45 |      | dB    |    |
| O <sub>ISO</sub>                                                   | Off-state Isolation; see <a href="#">7-5</a>                       | I <sub>F</sub> = 0mA , R <sub>L</sub> = 50Ω, f = 1MHz                        | 25°C                                        |                | –45   |      | dB    |    |

(1) Current available to load must be derated by  $1\text{mA}/^\circ\text{C}$  for  $T_A > 75^\circ\text{C}$

(2)  $I_{FT}$  measured for  $R_{ON}=15\Omega$  for  $T_A > 75^\circ\text{C}$

## 5.10 Switching Characteristics

All specifications are at  $T_A = 25^\circ\text{C}$  unless otherwise noted

| PARAMETER | TEST CONDITIONS               | $T_A$                                                                            | MIN | TYP | MAX | UNIT |
|-----------|-------------------------------|----------------------------------------------------------------------------------|-----|-----|-----|------|
| <b>AC</b> |                               |                                                                                  |     |     |     |      |
| $T_{ON}$  | Output turn-on time; see 7-1  | $I_F = 5\text{mA}$ , $V_{CC}=20\text{V}$ , $R_L = 200\Omega$ , $C_L=50\text{pF}$ |     |     | 0.2 | ms   |
| $T_{OFF}$ | Output turn-off time; see 7-1 | $I_F = 5\text{mA}$ , $V_{CC}=20\text{V}$ , $R_L = 200\Omega$ , $C_L=50\text{pF}$ |     |     | 0.2 | ms   |

## 6 Typical Characteristics




Figure 6-1. Typical Maximum Load Current vs Temperature




Figure 6-2. Input Forward Trigger Current vs Ambient Temperature




Figure 6-3. Continuous Load Current vs On-State Voltage




Figure 6-4. Forward Current vs LED Forward Voltage

## 6 Typical Characteristics (continued)




図 6-5. On-State Resistance vs Ambient Temperature




図 6-6. Output Capacitance vs Load Voltage




図 6-7. Off-State Leakage vs Ambient Temperature




図 6-8. Turn-On, Turn-Off Time vs Forward Current




図 6-9. Turn-On, Turn-Off Time vs Ambient Temperature




図 6-10. Pulse Current Rating Curve at 25°C

## 7 Parameter Measurement Information




図 7-1. ISOM8610 Test Circuit for Turn-On and Turn-Off Time




図 7-2. ISOM8610 Test Circuit Off-State Leakage




図 7-3. ISOM8610 Test Circuit for On-State Resistance




図 7-4. ISOM8610 Test Circuit for Insertion Loss




図 7-5. ISOM8610 Test Circuit for Off-State Isolation

## 8 Detailed Description

### 8.1 Overview

The ISOM8610 are opto-emulator switches that provide up to 3.75kV isolation across barrier and are pin-compatible, drop-in replacements to popular photo-relays. While standard optocouplers use an LED as the input stage, the ISOM8610 uses a current controlled emulated diode as the input stage. The input stage is isolated from the driver stage by TI's proprietary silicon dioxide-based ( $\text{SiO}_2$ ) isolation barrier, which not only provides robust isolation, but also offers best-in-class performance.

The ISOM8610 isolates high voltage signals and offer performance, reliability, and flexibility advantages over traditional optocouplers which age over time. The devices are based on CMOS isolation technology for low-power and high-speed operation, therefore the devices are resistant to the wear-out effects found in optocouplers that degrade performance with increasing temperature, forward current, and device age.

The functional block diagram of the ISOM8610 is shown in [Functional Block Diagram](#). The input signal is transmitted across the isolation barrier using an on-off keying (OOK) modulation scheme. The transmitter sends a high-frequency carrier across the barrier to represent switch-ON state and sends no signal to represent the switch-OFF state. The receiver demodulates the signal after advanced signal conditioning and controls the state of the output MOSFETs. These devices also incorporate advanced circuit techniques to maximize CMTI performance and minimize radiated emissions. 図 8-2 shows conceptual detail of how the OOK scheme works.

### 8.2 Functional Block Diagram




図 8-1. Conceptual Block Diagram of an Opto-Emulator




図 8-2. On-Off Keying (OOK) Based Modulation Scheme

### 8.3 Feature Description

The ISOM8610 is a current controlled isolated switch, and is a reliable pin-to-pin replacement of to existing Opto-MOS devices in DFG package. The isolated switch is normally open, which means the switch on secondary side is in OFF state when the primary LED emulator current is lower than the input trigger current level. In the OFF state, the back-to-back MOSFETs on the secondary side block up to 80V of difference between S1 and S2. Once the primary side LED emulator current goes above input trigger current, the switch on the secondary side turns ON. During the ON state, the secondary side back-to-back FETs can conduct currents up to 150mA. The robust SiO<sub>2</sub> dielectric isolation in the ISOM8610 provides best in class isolation performance, faithfully withstanding 3750V<sub>RMS</sub> isolation ratings between side 1 and side 2, performance limited by package clearance.

### 8.4 Device Functional Modes

表 8-1 lists the functional modes for the ISOM86xx devices.

表 8-1. Function Table

| INPUT CURRENT<br>$I_F$ | OUTPUT SWITCH STATE | COMMENTS                                                                                     |
|------------------------|---------------------|----------------------------------------------------------------------------------------------|
| $0 < I_F < I_{FT}$     | OFF                 | Switch is in OFF state and presents an off state capacitance ( $C_{OFF}$ ) across S1 and S2. |
| $I_{FT} \leq I_F$      | ON                  | Switch is in ON state and presents an on resistance ( $R_{ON}$ ) across S1 and S2            |

## 9 Application and Implementation

### 注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 9.1 Application Information

The ISOM8610 is a single-channel isolated switch with diode-emulator inputs which control an output stage with back-to-back MOSFETs. The devices use robust on-off keying modulation to transmit data across the isolation barrier. Since an isolation barrier separates the two sides of these devices, each side can be sourced independently with voltages and currents within recommended operating conditions. The ISOM8610 is designed to be implemented in a variety of applications like realizing switchable termination in communication lines like CAN and RS485, switching burden resistors in analog input modules and small footprint sink/source capable digital output module in AC Servo motor drives.

The opto-emulators do not conform to any specific interface standard and are intended for isolated switching operations. The ISOM8610 is typically placed between a data controller (that is, an MCU or FPGA), and a sensor or a line transceiver, regardless of the interface type or standard.

### 9.2 Typical Application

The ISOM8610 can be used in numerous industrial applications. For instance, the device can be used on a CAN node design. The ISOM8610 enables a software configurable termination on the CAN bus, needed in networks where new nodes can be continually added. This design can enable or disable termination across CANH-CANL by driving TERM high or low (with appropriate current limiting series resistor on LED emulator pins) through GPIO of the MCU. The farthest terminals on the CAN Bus must be driving TERM = High to enable 120 ohm resistor across the bus, while all other nodes drive TERM = Low. ISOM8610DFG can easily support  $\pm 12V$  common mode with no distortion of CAN signals on the bus. The ISOM8610 also does not require a bulky secondary side isolated power supply, to perform the switching operation. TERM control is galvanically isolated from the CAN lines for reliable system protection. With this architecture, 60 ohm effective termination across the CAN bus can be achieved with flexibility on enabling/disabling a node, with no hardware change. The [Top Design Questions About Isolated CAN Bus Design](#) application note contains top answers to design questions about Isolated CAN Bus designs. Finally, the ISOM8610 can be used as an 80V isolated switch when used within the *Recommended Operating Conditions*.




図 9-1. Typical Software-Controlled Termination Using the ISOM8610

### 9.2.1 Design Requirements

To design with the ISOM8610 device, use the parameters listed in 表 9-1.

表 9-1. Design Parameters

| PARAMETER                    | VALUE         | EXAMPLE VALUE |
|------------------------------|---------------|---------------|
| Input forward current, $I_F$ | 0.8mA to 20mA | 2mA           |

### 9.2.2 Detailed Design Procedure

This section presents the design procedure for using the ISOM8610 opto-emulators. External components must be selected to operate the ISOM8610 within the *Recommended Operating Conditions*. The following recommendations on components selection focus on the design of a typical isolated signal circuit with considerations for input current and data rate.

#### 9.2.2.1 Sizing $R_{IN}$

The input side of the ISOM8610 is current-driven. Placing a series resistor,  $R_{IN}$ , in series with the input as shown in 図 9-1 is recommended to limit the amount of current flowing into the AN pin.

$R_{IN}$  can be sized to minimize current flow and power consumption through the ISOM8610 input-side.  $R_{IN}$  must be a value that limits the input forward current to be within the *Recommended Operating Conditions* for the ISOM8610. The equation to calculate  $R_{IN}$  for a given input voltage,  $V_{IN}$ , and desired input forward current,  $I_F$ , is shown in 式 1 where  $V_F$  is the maximum specification for the ISOM8610 input forward voltage:

$$R_{IN} = \frac{V_{IN} - V_F [MAX]}{I_F} \quad (1)$$

For example, with a 24V input and 2mA desired  $I_F$ ,  $R_{IN}$  can be calculated as:

$$R_{IN} = \frac{24V - 1.5V}{2mA} = 11.25k\Omega \quad (2)$$

### 9.2.3 Application Curve

The following typical switching curve shows data transmission using the ISOM8610.




図 9-2. Typical Waveform at  $I_F = 5mA$ ,  $V_{CC} = 20V$ ,  $R_L = 200\Omega$  and  $C_L = 50pF$

### 9.3 Power Supply Recommendations


The ISOM8610 does not require a dedicated power supply to operate since there is no supply pin. Take care not to violate recommended operating I/O specifications for proper device functionality.

### 9.4 Layout

#### 9.4.1 Layout Guidelines

- The device connections to ground must be tied to the PCB ground plane using a direct connection or two vias to help minimize inductance.
- The connections of capacitors and other components to the PCB ground plane must use a direct connection or two vias for minimum inductance.

#### 9.4.2 Layout Example



9-3. Layout Example of ISOM8610 With a 2-Layer Board

## 10 Device and Documentation Support

### 10.1 Documentation Support

#### 10.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [Isolation Glossary](#), application note
- Texas Instruments, [Top Design Questions About Isolated CAN Bus Design](#), application note
- Texas Instruments, [ISO1044 Isolated CAN FD Transceiver in Small Package](#), data sheet

### 10.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[www.tij.co.jp](http://www.tij.co.jp) のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

### 10.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

### 10.4 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.  
すべての商標は、それぞれの所有者に帰属します。

### 10.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 10.6 用語集

[テキサス・インスツルメンツ用語集](#)      この用語集には、用語や略語の一覧および定義が記載されています。

## 11 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

| Changes from Revision * (April 2024) to Revision A (May 2024) | Page |
|---------------------------------------------------------------|------|
| • ドキュメント全体にわたって表、図、相互参照の採番方法を更新.....                          | 1    |
| • Added layout guidelines for LED placement .....             | 16   |

## 12 Mechanical, Packaging, and Orderable Information


The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGE OUTLINE

**DFG0004A-C01**

**SOIC - 2.65 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT




### NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash.

**EXAMPLE BOARD LAYOUT****DFG0004A-C01****SOIC - 2.65 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.  
 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

## EXAMPLE STENCIL DESIGN

**DFG0004A-C01**

**SOIC - 2.65 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated

## PACKAGING INFORMATION

| Orderable Device | Status<br>(1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan<br>(2) | Lead finish/<br>Ball material<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples                 |
|------------------|---------------|--------------|--------------------|------|----------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|-------------------------|
| XISOM8610DFGR    | ACTIVE        | SOIC         | DFG                | 4    | 2000           | TBD             | Call TI                              | Call TI              | -55 to 125   |                         | <a href="#">Samples</a> |

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

<sup>(2)</sup> **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


DFG0004A



# PACKAGE OUTLINE

SOIC - 2.65 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4227022/B 10/2023

## NOTES:



1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash.

# EXAMPLE BOARD LAYOUT


DFG0004A

SOIC - 2.65 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 7X



SOLDER MASK DETAILS

4227022/B 10/2023

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.



6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DFG0004A

SOIC - 2.65 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4227022/B 10/2023

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated