ISOW1044



# ISOW1044 低放射、低ノイズ、高効率 DC/DC コンバータ内蔵の絶縁型 CAN FD トランシーバ

#### 1 特長

- ISO 11898-2:2016 物理層規格要件に適合
  - Classical CAN をサポート: 1Mbps
  - CAN FD 用に最適化:2 および 5Mbps
- 低放射、低ノイズ DC/DC コンバータを内蔵
  - 2 層 PCB 上で 6dB を超えるマージンを確保し、 CISPR 32 および EN 55032 Class B に適合
  - 25MHz 動作の低周波数パワー・コンバータにより 低ノイズ特性を実現
- 追加の 10Mbps GPIO チャネル
- 高効率出力電力
  - 効率代表値:47%
  - 絶縁出力電圧精度:±5%
  - 追加出力電流:20mA
- CAN 用と DC/DC 用に独立した電源
  - ロジック電源 (V<sub>IO</sub>):1.71V~5.5V
  - パワー・コンバータ電圧 (V<sub>DD</sub>)4.5V~5.5V
- 障害保護機能搭載 CAN FDトランシーバ
  - DC バス障害保護電圧:±58V
  - レシーバの同相入力電圧:±12V
  - バス・ウェークアップ・パターンによるリモート・ウェー クアップ
- ループ遅延 (標準値):167ns
- 強化絶縁型と基本絶縁型のオプション
- 高 CMTI: 100kV/µs (標準値)
- GND2 に対する高い ESD バス保護機能
  - HBM ESD:±12 kV
  - IEC 61000-4-2 接触放電:±8kV
- 動作温度範囲:-40℃~125℃
- 電流制限とサーマル・シャットダウン
- 20 ピンのワイド SOIC パッケージ
- 安全性関連の認定 (予定):
  - DIN VDE V 0884-11:2017-01 準拠の VDE 強化 絶縁および基本絶縁

- UL 1577 部品認定プログラム
- IEC 62368-1, IEC 61010-1, IEC 60601-1, GB 4943.1-2011 認証

# 2 アプリケーション


- ファクトリ・オートメーション
- ビル・オートメーション
- 産業用の輸送
- ソーラー・インバータ、保護リレー
- モーター・ドライブ

### 3 概要

ISOW1044 デバイスは、ガルバニック絶縁されたコントロ ーラ・エリア・ネットワーク (CAN) トランシーバで、絶縁型 DC/DC コンバータが内蔵されており、スペースに制約の ある絶縁設計のための別の絶縁型電源が不要になりま す。低放射の絶縁型 DC/DC コンバータは、単純な 2 層 PCB でフェライト・ビーズを 2 個使用するだけで、CISPR 32 放射エミッション Class B 規格に適合可能です。ボー ド上の他の回路への電力供給には、追加の 20mA 出力 電流を使用できます。10Mbps GPIO チャネルを内蔵して いるため、追加のデジタル・アイソレータやフォトカプラを 使わずに、診断、LED 表示、電源監視が可能です。

#### 製品情報

SCHHIII TIA							
機能	ISOW1044	ISOW1044B					
保護レベル	強化	基本					
サージ・テスト電圧	10kV <sub>PK</sub>	7.8kV <sub>PK</sub>					
定格絶縁電圧	5000V <sub>RMS</sub>	5000V <sub>RMS</sub>					
動作電圧	1000V <sub>RMS</sub> /1500 V <sub>PK</sub>	1000V <sub>RMS</sub> /1500 V <sub>PK</sub>					
パッケージ	DFM (20)	DFM (20)					
本体サイズ (公称)	12.83mm × 7.5mm	12.83mm × 7.5mm					



簡略回路図



#### **Table of Contents**

1 特長	1	10.2 Power Isolation	23
2アプリケーション		10.3 Signal Isolation	23
3 概要		10.4 CAN Transceiver	
4 Revision History		10.5 Functional Block Diagram	25
5 概要 (続き)		10.6 Feature Description	25
6 Device Comparison Table		10.7 Device Functional Modes	29
7 Pin Configuration and Functions		10.8 Device I/O Schematics	
8 Specifications		11 Application and Implementation	
8.1 Absolute Maximum Ratings		11.1 Application Information	
8.2 ESD Ratings		11.2 Typical Application	
8.3 Recommended Operating Conditions		12 Power Supply Recommendations	
8.4 ThermalInformation		13 Layout	
8.5 Power Ratings		13.1 Layout Guidelines	
8.6 Insulation Specifications		13.2 Layout Example	
8.7 Safety-Related Certifications		14 Device and Documentation Support	
8.8 Safety Limiting Values		14.1 Documentation Support	
8.9 Electrical Characteristics		14.2 Receiving Notification of Documentation Upda	
8.10 Supply Current Characteristics	13	14.3 サポート・リソース	
8.11 Switching Characteristics	14	14.4 Trademarks	
8.12 Insulation Characteristics Curves	15	14.5 静電気放電に関する注意事項	
8.13 Typical Characteristics	16	14.6 用語集	38
9 Parameter Measurement Information	19	15 Mechanical, Packaging, and Orderable	
10 Detailed Description	23	Information	38
10.1 Overview	23		

# **4 Revision History**

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

#### Changes from Revision \* (March 2021) to Revision A (December 2021)

Page

# 5 概要 (続き)

このデバイスは、Classical CAN ネットワークおよび最高 5 メガビット/秒 (Mbps) の CAN FD ネットワークの両方に対応しています。 $\pm 58$ V の DC バス障害保護機能を搭載し、 $\pm 12$ V の同相電圧範囲に対応しています。信号パスと電源パスは、どちらも UL1577 に準拠した 5kV $_{RMS}$  絶縁であり、VDE、CSA、TUV、CQC による強化絶縁と基本絶縁の認証を受けています。これらのデバイスのバス用ピンは、IEC 61000-4-2 で規定されている最大 8kV の静電気放電 (ESD) に耐えられます。

ISOW1044 は、 $V_{IO}$  と  $V_{DD}$  を PCB 上で接続することにより、4.5V~5.5V の単一電源電圧で動作できます。より低いロジック・レベルが必要な場合には、1.71V~5.5V のロジック電源 ( $V_{IO}$ ) を分離して、4.5 V~5.5V のパワー・コンバータ電源 ( $V_{DD}$ ) とは別に取ることができます。このデバイスは、-40°C~+125°C の広い動作時周囲温度範囲に対応しており、20 ピンの DFM (SOIC-20 フットプリント互換パッケージ) で供給され、最小 8mm の沿面距離と空間距離を実現しています。

ISOW1044 はスタンバイ・モードと、ISO 11898-2:2016 で定義されたウェイクアップ・パターン (WUP) に準拠した「CAN によるウェイク」をサポートしています。このデバイスには、サーマル・シャットダウン (TSD)、TXD ドミナント・タイムアウト (DTO)、電源低電圧検出をサポートする、保護機能および診断機能も搭載されています。

#### **6 Device Comparison Table**

PART NUMBER	PART NUMBER ISOLATION		BODY SIZE (NOM)	
ISOW1044	Reinforced	20-DFM (SOIC)	12.83 mm x 7.5 mm	

Product Folder Links: ISOW1044



PART NUMBER	ISOLATION	PACKAGE	BODY SIZE (NOM)	
ISOW1044B	Basic	20-DFM (SOIC)	12.83 mm x 7.5 mm	



# 7 Pin Configuration and Functions




図 7-1. ISOW1044 20-pin DFM Top View

表 7-1. Pin Functions

P	IN	I/O	DESCRIPTION			
NAME	NO.	1/0	DESCRIPTION			
V <sub>IO</sub>	1		Side 1 Logic supply			
IN	2	I	General purpose logic (GPIO) input (internal pull-down)			
TXD	3	I	Driver enable. If this pin is floating, the driver is disabled (internal pull-down)			
STB	4	I	Standby enable. Connect this pin to GNDIO in normal mode. If this pin is floating or logic high, driver is in standby mode.			
RXD	5	0	Receiver data output			
GNDIO	6		Ground connection on side 1 for $V_{\text{IO}}$ . GNDIO and GND1 are not internally connected and need be shorted on PCB.			
NC	7		Not connected internally			
EN/FLT	8	I/O	<ul> <li>Multi-function power converter enable input pin or fault output pin. Can only be used as either an input pin or an output pin.</li> <li>If it's used as Power converter enable input pin, it enables and disables the integrated DC-DC power converter. Connect directly to microcontroller or through a series current limiting resistor to use as an enable input pin. DC-DC power converted is enabled when EN is high (connected to V<sub>IO</sub>) and disabled when low (connected to GND1). If EN is floating, DC-DC converter is enabled (internal pull-up resistor)</li> <li>If it's used as Fault output pin, it gives an alert signal if power converter is not operating properly. This pin is active low. Connect to microcontroller through a 5 kΩ or greater pull-up resistor in order to use as a fault outpin pin.</li> </ul>			
$V_{DD}$	9		Side 1 DC-DC converter power supply			
GND1	10		Ground connections on side for $V_{\text{DD}}$ . GNDIO and GND1 are not internally connected and need be shorted on PCB.			
GND2	11		Ground connections on side for $V_{ISOOUT}$ . GND2 and GISOIN are not internally connected and need be shorted directly on PCB, or connected through a ferrite bead.			
V <sub>ISOOUT</sub>	12		Isolated power converter output voltage. $V_{\text{ISOOUT}}$ and $V_{\text{ISOIN}}$ need be shorted directly on PCB, or connected through a ferrite bead.			



# 表 7-1. Pin Functions (continued)

F	PIN		PIN I/O		DESCRIPTION		
NAME	NO.	"0	DESCRIPTION				
V <sub>SIN</sub>	13	I	Power converter input . Pin 12 and pin 13 need be shorted directly on PCB.				
OUT	14	0	General purpose logic (GPIO) output (default output is low)				
GISOIN	15, 16, 17		Ground connections for $V_{\text{ISOIN}}$ . GND2 and GISOIN need be shorted directly on PCB, or connected through a ferrite bead.				
CANL	18	I/O	Low-level CAN bus line				
CANH	19	I/O	High-level CAN bus line				
V <sub>ISOIN</sub>	20		Power supply input for CAN tranceiver. $V_{\text{ISOIN}}$ and $V_{\text{ISOOUT}}$ need be shorted directly on PCB, or connected through a ferrite bead.				



# 8 Specifications

### 8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
$V_{DD}$	Power converter supply voltage	-0.5	6	V
V <sub>ISOIN</sub>	Isolated supply voltage, input supply for CAN transceiver	-0.5	6	V
V <sub>ISOOUT</sub>	Isolated supply voltage, Power converter output	-0.5	6	V
V <sub>IO</sub>	Logic supply voltage	-0.5	6	V
V <sub>BUS</sub>	Voltage on bus pins (CANH, CANL with respect to GND2)	-58	58	V
V <sub>BUS_DIFF</sub>	Max Differential voltage on bus pins (CANH-CANL)	-45	45	V
M	Logic I/O voltage level ( RXD, TXD, STB, EN, IN)	-0.5	$V_{IO} + 0.5^{(3)}$	V
$V_{logic\_IO}$	OUT	-0.5	V <sub>ISOIN</sub> + 0.5	V
Io	Output current on RXD, OUT pins	-15	15	mA
T <sub>J</sub>	Junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the deviceat these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values except differential I/O bus voltages are with respect to the local ground pin (GND1 or GND2). All voltage values except differential I/O bus voltages are peak voltage values.
- (3) The maximum voltage must not be greater than 6 V.

#### 8.2 ESD Ratings

				VALUE	UNIT
	Electrostatic	Human body model (HBM), per ANSI/	All pins except bus pins	±2000	
V <sub>(ESD)</sub>	discharge	ESDA/JEDEC JS-001 <sup>(1)</sup>	CANH, CANL Bus pins w.r.t GND2(pin15/16/17)	±12000	V
V <sub>(ESD)</sub>	Electrostatic discharge	harged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>		±1500	V
V <sub>(ESD)</sub>	Electrostatic discharge	per IEC61000-4-2 contact discharge, CANH and CANL w.r.t. GND2		±8000	V
V <sub>(ESD)</sub>	Electrostatic discharge	per IEC61000-4-2 contact discharge, CANH and CANL w.r.t. GND1 (across Isolation barrier)		±8000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD controlprocess.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD controlprocess.

### 8.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
\/	I ania aumuluusella ma	1.8-V operation	1.71		1.89	V
V <sub>IO</sub>	Logic supply voltage	2.5-V, 3.3-V, and 5.5-V operation	2.25		5.5	V
V <sub>DD</sub>	Power converter supply voltage		4.5		5.5	V
V <sub>DD(UVLO+)</sub>	Supply threshold when Power converter supply is rising			2.7	2.95	V
V <sub>DD(UVLO-)</sub>	Supply threshold when Power converter supply is falling		2.40	2.55		V
V <sub>HYS1(UVLO)</sub>	Power converter supply voltage hysteresis		0.15	0.24		V
V <sub>IO(UVLO+)</sub>	Rising threshold of Logic supply voltage				1.7	V
V <sub>IO(UVLO-)</sub>	Falling threshold of Logic supply voltage		1			V
V <sub>HYS2(UVLO)</sub>	Logic supply voltage hysteresis		75	125		mV

Product Folder Links: ISOW1044

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

over operating free-air temperature range (unless otherwise noted)

	· ·		MIN	NOM MAX	UNIT
V <sub>IH</sub>	High-level input voltage (TXD, STB, EN	I, and IN inputs)	0.7 × V <sub>IO</sub>	V <sub>IO</sub>	V
V <sub>IL</sub>	Low-level input voltage (TXD, STB, EN	, and IN inputs)	0	0.3 × V <sub>IO</sub>	V
		V <sub>IO</sub> = 5V	-4		mA
I <sub>OH</sub>	High-level output current RXD	V <sub>IO</sub> = 3.3V	-2		mA
		V <sub>IO</sub> = 1.8 or 2.5V	-1	V <sub>IO</sub> 0.3 × V <sub>IO</sub> r  r  r  4 r  2 r  1 r  4 r  5 M  10 M	mA
		V <sub>IO</sub> = 5V		4	mA
I <sub>OL</sub>	Low-level output current RXD	V <sub>IO</sub> = 3.3V		2	mA
		V <sub>IO</sub> = 1.8 or 2.5V		1	mA
I <sub>OH</sub>	High-level output current OUT	V <sub>DD</sub> =4.5 to 5.5V	-4		mA
I <sub>OL</sub>	Low-level output current OUT	V <sub>DD</sub> =4.5 to 5.5V		4	mA
1/t <sub>UI</sub>	Signaling rate	CAN		5	Mbps
DR	Data rate for extra GPIO channel	GPIO		10	Mbps
Tpwrup	Power up time after applying input support of setpoint and data transmission can set	ply(Isolated output supply reaches 90% start after this)		5	ms
т	Ambient enerating temperature	≤ 50% of bits are dominant	-40	125	°C
OL OL 1/t <sub>UI</sub> DR	Ambient operating temperature		-40	105	°C

# 8.4 ThermalInformation

		ISOW1044	
THERMAL METRIC(1)		DFM	UNIT
		20 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	68.5	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	20.9	°C/W
R <sub>0JB</sub>	Junction-to-board thermal resistance	44.8	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	13	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	44	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance		°C/W

<sup>(1)</sup> For more informationabout traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# 8.5 Power Ratings

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
P <sub>D</sub>		$V_{IO} = V_{DD} = 5.5 \text{ V, STB= GND1, CAN Bus load}$			1060	mW
P <sub>D1</sub>	Maximum power dissipation (side-1)	R <sub>L</sub> = 60 Ω, TXD=repetitive pattern of 1 ms time period with 990 μs LOW time, 10 μs HIGH time,			490	mW
P <sub>D2</sub>	Maximum power dissipation by (side-2)	Extra load on V <sub>ISOOUT</sub> = 20 mA			570	mW



### 8.6 Insulation Specifications

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
GENERA	L			_
CLR	External clearance <sup>(1)</sup>	Shortest terminal-to-terminal distance through air	>8	mm
CPG	External creepage <sup>(1)</sup>	Shortest terminal-to-terminal distance across the package surface	>8	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance – capacitive signal isolation)	>17	um
DTI	Distance through the insulation	Minimum internal gap (internal clearance- transformer power isolation)	>120	um
CTI	Comparative tracking index	IEC 60112; UL 746A	>600	V
	Material group	According to IEC 60664-1	1	
	Overvoltage Category	Rated mains voltage ≤ 600 V <sub>RMS</sub>	I-IV	
	Overvoltage Category	Rated mains voltage ≤ 1000 V <sub>RMS</sub>	1-111	
DIN VDE	V 0884-11:2017-01 <sup>(2)</sup>			
$V_{\text{IORM}}$	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1500	V <sub>PK</sub>
V <sub>IOWM</sub>	Maximum working isolation voltage	AC voltage (sine wave) Time dependent dielectric breakdown (TDDB) test	1000	V <sub>RMS</sub>
		DC voltage	1000 V <sub>R</sub> I 1500 V <sub>R</sub> I 7071 V <sub>F</sub> 6250 V <sub>F</sub>	
V <sub>IOTM</sub>	Maximum transient isolation voltage	$V_{TEST} = V_{IOTM}$ , t = 60s (qualification); $V_{TEST} = 1.2 \times V_{IOTM}$ , t = 1s (100% production)	7071	V <sub>PK</sub>
V <sub>IOSM</sub>	Maximum surge isolation voltage ISOW1044 <sup>((3))</sup>	Test method per IEC 62368-1, 1.2/50 $\mu$ s waveform, $V_{TEST}$ = 1.6 × $V_{IOSM}$ = 10000 $V_{PK}$ (qualification)	6250	V <sub>PK</sub>
V <sub>IOSM</sub>	Maximum surge isolation voltage ISOW1044B <sup>((3))</sup>	Test method per IEC 62368-1, 1.2/50 $\mu$ s waveform, $V_{TEST} = 1.3 \times V_{IOSM} = 7800 V_{PK}$ (qualification)	6000	V <sub>PK</sub>
		Method a: After I/O safety test subgroup 2/3, V <sub>ini</sub> = V <sub>IOTM</sub> , t <sub>ini</sub> = 60 s; V <sub>pd(m)</sub> = 1.2 × V <sub>IORM</sub> , t <sub>m</sub> = 10 s	≤5	
q <sub>pd</sub>	Apparent charge <sup>(4)</sup>	Method a: After environmental tests subgroup 1, $V_{ini} = V_{IOTM}, t_{ini} = 60 \text{ s}; \\ ISOW1044: V_{pd(m)} = 1.6 \times V_{IORM}, t_{m} = 10 \text{ s}. \text{ ISOW1044B:} \\ V_{pd(m)} = 1.2 \times V_{IORM}, t_{m} = 10 \text{ s}.$	≤5	рС
		Method b1: At routine test (100% production) and preconditioning (type test) $V_{\text{ini}} = 1.2 \times V_{\text{IOTM}}, \ t_{\text{ini}} = 1 \ \text{s}; \\ \text{ISOW1044:} \ V_{\text{pd(m)}} = 1.875 \times V_{\text{IORM}}, \ t_{\text{m}} = 1 \ \text{s}. \\ \text{ISOW1044B:} \ V_{\text{pd(m)}} = 1.5 \times V_{\text{IORM}}, \ t_{\text{m}} = 1 \ \text{s}. \\ \text{ISOW1044B:} \ V_{\text{pd(m)}} = 1.5 \times V_{\text{IORM}}, \ t_{\text{m}} = 1 \ \text{s}. \\ \text{ISOW1044B:} \ V_{\text{pd(m)}} = 1.5 \times V_{\text{IORM}}, \ t_{\text{m}} = 1 \ \text{s}. \\ \text{ISOW1044B:} \ V_{\text{pd(m)}} = 1.5 \times V_{\text{IORM}}, \ t_{\text{m}} = 1 \ \text{s}. \\ \text{ISOW1044B:} \ V_{\text{pd(m)}} = 1.5 \times V_{\text{IORM}}, \ t_{\text{m}} = 1 \ \text{s}. \\ \text{ISOW1044B:} \ V_{\text{pd(m)}} = 1.5 \times V_{\text{IORM}}, \ t_{\text{m}} = 1 \ \text{s}. \\ \text{ISOW104B:} \ V_{\text{pd(m)}} = 1.5 \times V_{\text{IORM}}, \ t_{\text{m}} = 1 \ \text{s}. \\ \text{ISOW104B:} \ V_{\text{pd(m)}} = 1.5 \times V_{\text{IORM}}, \ t_{\text{m}} = 1 \ \text{s}. \\ \text{ISOW104B:} \ V_{\text{pd(m)}} = 1.5 \times V_{\text{IORM}}, \ t_{\text{m}} = 1 \ \text{s}. \\ \text{ISOW104B:} \ V_{\text{pd(m)}} = 1.5 \times V_{\text{IORM}}, \ t_{\text{m}} = 1 \ \text{s}. \\ \text{ISOW104B:} \ V_{\text{pd(m)}} = 1.5 \times V_{\text{IORM}}, \ t_{\text{m}} = 1 \ \text{s}. \\ \text{ISOW104B:} \ V_{\text{pd(m)}} = 1.5 \times V_{\text{IORM}}, \ t_{\text{m}} = 1 \ \text{s}. \\ \text{ISOW104B:} \ V_{\text{pd(m)}} = 1.5 \times V_{\text{IORM}}, \ t_{\text{m}} = 1 \ \text{s}. \\ \text{ISOW104B:} \ V_{\text{pd(m)}} = 1.5 \times V_{\text{IORM}}, \ t_{\text{m}} = 1 \ \text{s}. \\ \text{ISOW104B:} \ V_{\text{pd(m)}} = 1.5 \times V_{\text{IORM}}, \ t_{\text{m}} = 1 \ \text{s}. \\ \text{ISOW104B:} \ V_{\text{pd(m)}} = 1.5 \times V_{\text{IORM}}, \ t_{\text{m}} = 1 \ \text{s}. \\ \text{ISOW104B:} \ V_{\text{pd(m)}} = 1.5 \times V_{\text{IORM}}, \ t_{\text{m}} = 1 \ \text{s}. \\ \text{ISOW104B:} \ V_{\text{pd(m)}} = 1.5 \times V_{\text{IORM}}, \ t_{\text{m}} = 1 \ \text{s}. \\ \text{ISOW104B:} \ V_{\text{pd(m)}} = 1.5 \times V_{\text{IORM}}, \ t_{\text{m}} = 1 \ \text{s}. \\ \text{ISOW104B:} \ V_{\text{pd(m)}} = 1.5 \times V_{\text{IORM}}, \ t_{\text{m}} = 1 \ \text{s}. \\ \text{ISOW104B:} \ V_{\text{pd(m)}} = 1.5 \times V_{\text{IORM}}, \ t_{\text{m}} = 1 \ \text{s}. \\ \text{ISOW104B:} \ V_{\text{pd(m)}} = 1.5 \times V_{\text{IORM}}, \ t_{\text{m}} = 1 \ \text{s}. \\ \text{ISOW104B:} \ V_{\text{pd(m)}} = 1.5 \times V_{\text{pd(m)}} = $	≤5	
C <sub>IO</sub>	Barrier capacitance, input to output <sup>(5)</sup>	V <sub>IO</sub> = 0.4 sin (2πft), f = 1 MHz	~3.5	pF
		V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C	> 10 <sup>12</sup>	Ω
$R_{IO}$	Isolation resistance, input to output <sup>(5)</sup>	V <sub>IO</sub> = 500 V, 100°C ≤ T <sub>A</sub> ≤ 125°C	> 10 <sup>11</sup>	Ω
		V <sub>IO</sub> = 500 V at T <sub>S</sub> = 150°C	> 10 <sup>9</sup>	Ω
	Pollution degree		2	
	Climatic category		40/125/21	
UL 1577				•
V <sub>ISO</sub>	Withstand isolation voltage	$V_{TEST} = V_{ISO}$ , t = 60 s (qualification); $V_{TEST} = 1.2 \times V_{ISO}$ , t = 1 s (100% production)	5000	V <sub>RMS</sub>

- (1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of theisolator on the printed-circuit board do not reduce this distance. Creepage and clearance on aprinted-circuit board become equal in certain cases. Techniques such as inserting grooves and/orribs on a printed circuit board are used to help increase these specifications.
- (2) This coupler is suitable for safe electrical insulation (ISOW1044) and basic electrical insulation (ISOW1044B) only within the maximum operating ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air or oil to determine the intrinsicsurge immunity of the isolation barrier.
- (4) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (5) All pins on each side of the barrier tied together creating atwo-terminal device

### 8.7 Safety-Related Certifications

VDE	CSA	UL	TUV	CQC
Plan to certifiy according to DIN VDE V 0884-11 :2017-01	Plan to certifiy according to IEC 62368-1, IEC 61010-1 and IEC 60601-1	Plan to certifiy under UL 1577 Component Recognition Program	Plan to certifiy according to GB4943.1-2011	Plan to certifiy ccording to EN 61010-1:2010/ A1:2019 and EN 62368-1:2014
Maximum transient isolation voltage 7071 V <sub>PK</sub> ; Maximum repetitive peak isolation voltage, 1500 V <sub>PK</sub> ; Maximum surge isolation voltage, ISOW1044: 6250 V <sub>PK</sub> (Reinforced), ISOW1044B: 6000 V <sub>PK</sub> (Basic)	Per CSA62368-1:19, IEC 62368-1:2018 Ed. 3, CSA 61010-1-12+A1 and IEC 61010-1 3rd Ed., ISOW1044 (Reinforced): 600 V <sub>RMS</sub> , ISOW1044B (Basic): 1000 V <sub>RMS</sub> maximum working voltage (pollution degree 2, material group I, ambient temperature 90 °C), 1 MOPP (Means of Patient Protection) per CSA 60601-1:14 . IEC 60601-1 (ISOW1044 only) Ed.3+A1, 250 V <sub>RMS</sub> maximum working voltage	Single protection, 5000 V <sub>RMS</sub>	Reinforced insulation, Altitude ≤ 5000 m, Tropical Climate, 700 V <sub>RMS</sub> maximum working voltage.	ISOW1044 (Reinforced): 5000 V <sub>RMS</sub> reinforced insulation per EN 61010-1:2010/A1:2019 and EN 62368-1:2014 up to working voltage of 600 V <sub>RMS</sub> . ISOW1044B (Basic): 1000 V <sub>RMS</sub>
Certification planned	Certification planned	Certification planned	Certification planned	Certification planned

### 8.8 Safety Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier uponfailure of input or output circuitry.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Safety input, output, or supply current <sup>(1)</sup>	$R_{\theta JA}$ = 68.5 °C/W, $V_I$ = 5.5 V, $T_J$ = 150 °C, $T_A$ = 25 °C, See Figure 8-1			332	mA
Is	Salety Input, output, or supply current	$R_{\theta JA}$ = 68.5 °C/W, $V_I$ = 3.6 V, $T_J$ = 150 °C, $T_A$ = 25 °C, See Figure 8-1			507	IIIA
Ps	Safety input, output, or total power <sup>(1)</sup>	R <sub>0JA</sub> = 68.5 °C/W, T <sub>J</sub> = 150 °C, T <sub>A</sub> = 25 °C, See Figure 8-2		-	1826	mA
T <sub>S</sub>	Safety temperature <sup>(1)</sup>				150	°C

The maximum safety temperature, T<sub>S</sub>, has the same value as the maximum junction temperature, T<sub>J</sub>, specified for the device. The I<sub>S</sub> and  $P_S$  parameters represent the safety current and safety power respectively. The maximum limits of  $I_S$  and  $P_S$  should not beexceeded. These limits vary with the ambient temperature, T<sub>A</sub>.

The junction-to-air thermal resistance, R<sub>0JA</sub>, in the table is that of a device installed on a high-K test board forleaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_{.I} = T_A + R_{0.IA} \times P$ , where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$ , where  $T_{J(max)}$  is the maximum allowed junction temperature.  $P_S = I_S \times V_I$ , where  $V_I$  is the maximum input voltage.



### **8.9 Electrical Characteristics**

over recommended operating conditions, typical values are at  $V_{DD}$  = 5V, GND1 = GNDIO, GND2 = GISOIN,  $V_{IO}$  = 3.3 V and  $T_A$  =25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Device						
V <sub>ISOOUT</sub>	Isolated Output supply voltage	EN=V <sub>DD</sub> , STB, TXD, IN floating	4.75	5	5.25	V
lout	Extra current available on Visoout	$V_{DD}$ = 4.5 to 5.5 V, CAN full loaded 60 $\Omega$ , TXD toggling 5 Mbps, IN toggling 10 Mbps		20		mA
V <sub>OH</sub>	Output high voltage on OUT pin	V <sub>DD</sub> = 5 V ± 10%, I <sub>OH</sub> = -4 mA, IN = V <sub>IO</sub>	V <sub>ISOIN</sub> - 0.4			V
V <sub>OL</sub>	Output low voltage on OUT pin	V <sub>DD</sub> = 5 V ± 10%, I <sub>OL</sub> = 4 mA, IN = GND2			0.4	V
I <sub>I</sub>	Input current, IN	IN at GND1 or V <sub>IO</sub>	-25		25	μA
I <sub>I</sub>	Input current, EN	EN at GND1 or V <sub>IO</sub>	-25		25	μA
TXD TERM	MINAL				'	
l <sub>l</sub>	Input leakage current	TXD = V <sub>IO</sub> or GND1	-25		25	uA
C <sub>I</sub>	Input capacitance	VIN = $0.4 \times \sin(2 \times \pi \times 1E + 6 \times t) + 1.65 \text{ V}$ , $V_{IO} = 3.3 \text{ V}$		2		pF
RXD TERI	MINAL					
		$I_O$ = -4 mA for 4.5 V ≤ $V_{IO}$ ≤ 5.5 V, See $\boxtimes$ 9-4	V <sub>IO</sub> - 0.4	V <sub>IO</sub> – 0.2		V
$V_{OH}$	High level output voltage	$I_O$ = -2 mA for 3.0 V ≤ $V_{IO}$ ≤ 3.6 V, See $\boxtimes$ 9-4	V <sub>IO</sub> – 0.2	V <sub>IO</sub> - 0.06		V
		$I_O$ = -1 mA for 2.25 V $\leq$ V $_{IO}$ $\leq$ 2.75 V, See $\boxtimes$ 9-4	V <sub>IO</sub> – 0.1	V <sub>IO</sub> – 0.04		V
		$I_{O}$ = -1 mA for 1.71 V ≤ $V_{IO}$ ≤ 1.89 V, See $\boxtimes$ 9-4	V <sub>IO</sub> – 0.1	V <sub>IO</sub> – 0.04		V
		I <sub>O</sub> = 4 mA for 4.5 V ≤ V <sub>IO</sub> ≤ 5.5 V, See ⊠ 9-4		0.2	0.4	V
		I <sub>O</sub> = 2 mA for 3.0 V ≤ V <sub>IO</sub> ≤ 3.6 V, See ⊠ 9-4		0.07	0.2	V
V <sub>OL</sub>	Low level output voltage	$I_O$ = 1 mA for 2.25 V $\leq$ V $_{IO}$ $\leq$ 2.75 V, See $\boxtimes$ 9-4		0.035	0.1	V
		$I_{O}$ = 1 mA for 1.71 V ≤ $V_{IO}$ ≤ 1.89 V, See $\boxtimes$ 9-4		0.04	0.1	V
STB Term	inal					
I <sub>I</sub>	Input leakage current	STB = V <sub>IO</sub> or GND1	-25		25	uA
Cı	Input capacitance	VIN = $0.4 \times \sin(2 \times \pi \times 1E + 6 \times t) + 1.65 \text{ V},$ V <sub>IO</sub> = $3.3 \text{ V}$		2		pF
DRIVER E	ELECTRICAL CHARACTERISTIC	s	•		'	
V	Bus output voltage(Dominant), CANH	STB=GND1, TXD = 0 V, 50 $\Omega$ ≤ R <sub>L</sub> ≤ 65 $\Omega$ , and C <sub>L</sub> = open, See Figure 9-1 and Figure 9-2	2.75		4.5	V
$V_{O(DOM)}$	Bus output voltage(Dominant), CANL	STB=GND1, TXD = 0 V, 50 $\Omega \le R_L \le 65 \Omega$ , and $C_L$ = open, See Figure 9-1 and Figure 9-2	0.5		2.25	V
V <sub>O(REC)</sub>	Bus output voltage(recessive), CANH and CANL	STB=GND1, TXD = V <sub>IO</sub> and R <sub>L</sub> = open, See Figure 9-1 and Figure 9-2	2.0	0.5 x V <sub>ISOIN</sub>	3.0	V



over recommended operating conditions, typical values are at  $V_{DD}$  = 5V, GND1 = GNDIO, GND2 = GISOIN,  $V_{IO}$  = 3.3 V and  $T_A$  =25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
	Differential output voltage(dominant)	STB=GND1, TXD = 0 V, 45 $\Omega \le R_L \le 70 \Omega$ , and $C_L$ = open, See Figure 9-1 and Figure 9-2	1.4	3.3	V
V <sub>OD(DOM)</sub>	Differential output voltage(dominant)	STB=GND1, TXD = 0 V, 50 $\Omega \le R_L \le 65 \Omega$ , and $C_L$ = open, See Figure 9-1 and Figure 9-2	1.5	3.0	V
	Differential output voltage(dominant)	STB=GND1, TXD = 0 V, $R_L$ = 2240 $\Omega$ , and $C_L$ = open, See Figure 9-1 and Figure 9-2	1.5	5.0	V
√ <sub>OD(REC)</sub>	Differential output voltage(recessive)	TXD = VIO, $R_L$ = 60 $\Omega$ , and $C_L$ = open, See Figure 9-1 and Figure 9-2	-120.0	12.0	mV
VOD(REC)	Differential output voltage(recessive)	TXD = VIO, $R_L$ = open, and $C_L$ = open, See Figure 9-1 and Figure 9-2	-50.0	50.0	mV
V <sub>O(STB)</sub>	Bus Output Voltage, CANH, Standby mode	STB = V <sub>IO,</sub> R <sub>L</sub> = open, See Figure 9-1 and Figure 9-2	-100	100	mV
V <sub>O(STB)</sub>	Bus Output Voltage, CANL, Standby mode	STB = V <sub>IO</sub> , RL = open, See Figure 9-1 and Figure 9-2	-100	100	mV
V <sub>OD(STB)</sub>	Bus Output Voltage, CANH- CANL, Standby mode	STB=V <sub>IO</sub> , RL = open, See Figure 9-1 and Figure 9-2	-200	200	mV
√ <sub>SYM_DC</sub>	Output symmetry (V <sub>ISOIN</sub> - V <sub>O(CANH)</sub> - V <sub>O(CANH)</sub> )	$R_L$ = 60 $\Omega$ and $C_L$ = open, TXD = $V_{IO}$ or GND1, See Figure 9-1 and Figure 9-2	-400.0	400.0	mV
	Short circuit current steady	-15 V < CANH < 40 V, CANL = open, and TXD = 0 V, See Figure 9-8	-115.0		mA
OS(SS_DOM)	state output current, dominant	-15 V < CANL < 40 V, CANH = open, and TXD = 0 V, See Figure 9-8		115.0	mA
OS(SS_REC)	Short circuit current steady state output current, recessive	-27 V < VBUS < 32 V, VBUS = CANH = CANL, and TXD = V <sub>IO</sub> , See Figure 9-8	-5.0	5.0	mA
RECEIVER	ELECTRICAL CHARACTERIS	rics		-	
V <sub>CM</sub>	Input common mode range	See Figure 9-4 and Table 9-1	-12	12	V
V <sub>IT</sub>	Differential input threshold voltage, normal mode	-12 V ≤ V <sub>CM</sub> ≤ 12 V, STB = GND1, See Figure 9-4 and Table 9-1	500.0	900.0	mV
V <sub>IT(STB)</sub>	Differential input threshold voltage, standby mode	-12 V ≤ V <sub>CM</sub> ≤ 12 V, STB = V <sub>IO</sub>	400	1150	mV
V <sub>HYS</sub>	Hysteresis voltage for differential input threshold, normal mode	-12 V ≤ V <sub>CM</sub> ≤ 12 V, STB = GND1		100	mV
V <sub>DIFF(DOM)</sub>	Dominant state differential input voltage range, normal mode	-12 V ≤ V <sub>CM</sub> ≤ 12 V, STB = GND1, See Figure 9-4 and Table 9-1	0.9	9	V
√ <sub>DIFF(DOM)</sub>	Dominant state differential input voltage range, standby mode	-12 V $\leq$ V <sub>CM</sub> $\leq$ 12 V, STB = V <sub>IO</sub> , See Figure 9-4 and Table 9-1	1.15	9	V
√ <sub>DIFF(REC)</sub>	Recessive state differential input voltage range, normal mode	-12 V ≤ V <sub>CM</sub> ≤ 12 V, STB = GND1, See Figure 9-4 and Table 9-1	-4	0.5	V
J <sub>DIFF(REC)</sub>	Recessive state differential input voltage range, standby mode	-12 V $\leq$ V <sub>CM</sub> $\leq$ 12 V, STB = V <sub>IO</sub> , See Figure 9-4 and Table 9-1	-4	0.4	V
OFF(LKG)	power-off bus input leakage current	CANH = CANL = 5 V, V <sub>DD</sub> = V <sub>IO</sub> = GND1		5	uA
Cı	Input capacitance to ground (CANH or CANL)	TXD = V <sub>IO</sub>		20	pF
C <sub>ID</sub>	Differential input capacitance	TXD = V <sub>IO</sub>		10	pF
	Differential input resistance	TXD = V <sub>IO</sub> ; -12 V ≤ VCM ≤ +12 V	40	90	kΩ



over recommended operating conditions, typical values are at  $V_{DD}$  = 5V, GND1 = GNDIO, GND2 = GISOIN,  $V_{IO}$  = 3.3 V and  $T_A$  =25°C (unless otherwise noted)

PARAMETER		PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
F	R <sub>IN</sub>	Input resistance (CANH or CANL)	TXD = V <sub>IO</sub> ; -12 V ≤ VCM ≤ +12 V	20		45	kΩ
F	₹ <sub>IN(M)</sub>	Input resistance matching: (1 - R <sub>IN(CANH)</sub> /R <sub>IN(CANL)</sub> ) x 100%	V <sub>CANH</sub> = V <sub>CANL</sub> = 5 V	-1		1	%



# **8.10 Supply Current Characteristics**

Typical values are at  $V_{DD}$ =5V,  $V_{IO}$ =3.3V, Min/Max over recommended operating conditions, GND1 = GNDIO, GND2 = GISOIN,  $V_{DD}$  = 4.5 V to 5.5 V(unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power	converter disabled					
I <sub>DD</sub>	Power converter supply current	EN = GND1, STB, TXD, IN floating		0.23	0.27	mA
I <sub>IO</sub>	Logic supply current	EN = GND1, STB, TXD, IN floating		0.34	0.70	mA
Supply	current: Normal Mode					
I <sub>DD</sub>	Power converter supply current	TXD = GND1, Bus dominant, $R_L$ = 60 $\Omega$		124	211	mA
I <sub>DD</sub>	Power converter supply current	TXD = $V_{IO}$ , Bus recessive, $R_L$ = 60 $\Omega$		26	46	mA
I <sub>DD</sub>	Power converter supply current	TXD = 1Mbps 50% duty square wave, $R_L$ = 60 $\Omega$	TXD = 1Mbps 50% duty square wave, $R_L$ = 60 $\Omega$		123	mA
I <sub>DD</sub>	Power converter supply current	TXD = 5 Mbps 50% duty square wave, $R_L$ = 60 $\Omega$		78	136	mA
I <sub>IO</sub>	Logic supply current	TXD = GND1, Bus dominant, V <sub>IO</sub> = 1.71 to 1.89 V		4.3	5.5	mA
I <sub>IO</sub>	Logic supply current	TXD = GND1, Bus dominant, V <sub>IO</sub> = 2.25 to 5.5 V		4.9	6.0	mA
I <sub>IO</sub>	Logic supply current	TXD = V <sub>IO</sub> , Bus recessive, V <sub>IO</sub> = 1.71 to 1.89 V		3.3	5.4	mA
I <sub>IO</sub>	Logic supply current	TXD = V <sub>IO</sub> , Bus recessive, V <sub>IO</sub> = 2.25 to 5.5 V		3.8	5.5	mA
I <sub>IO</sub>	Logic supply current	TXD = 1 Mbps square wave 50% duty, V <sub>IO</sub> = 3 to 3.6V		4.4	5.3	mA
I <sub>IO</sub>	Logic supply current	TXD = 5 Mbps square wave 50% duty, V <sub>IO</sub> = 3 to 3.6V		4.5	6.2	mA
Supply	current: Standby mode					
I <sub>DD</sub>	Power converter supply current	STB = $V_{IO}$ , $R_L = 60 \Omega$		16	23	mA
I <sub>IO</sub>	Logic supply current	STB = V <sub>IO</sub> , V <sub>IO</sub> = 3 to 3.6 V		2.7	3.5	mA



### 8.11 Switching Characteristics

Typical specifications are at  $V_{IO}$  = 3.3V,  $V_{DD}$  = 5V, GND1 = GNDIO, GND2 = GISOIN, Min/Max are over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DEVICE S	WITCHING CHARACTERISTICS					
t <sub>PROP(LOO</sub>	Total loop delay, driver input TXD to receiver RXD, recessive to dominant	$R_L$ = 60 Ω, $C_L$ = 100 pF, $C_{L(RXD)}$ = 15 pF; input rise/fall time (10% to 90%) on TXD = 1 ns; 1.71 V < V <sub>IO</sub> < 5.5 V, See $\boxtimes$ 9-3		140	205	ns
t <sub>PROP(LOO</sub>	Total loop delay, driver input TXD to receiver RXD, dominant to recessive	R <sub>L</sub> = 60 Ω, C <sub>L</sub> = 100 pF, C <sub>L(RXD)</sub> = 15 pF; input rise/fall time (10% to 90%) on TXD =1 ns; 1.71 V < V <sub>IO</sub> <5.5 V, See $\boxtimes$ 9-3		167	222	ns
t <sub>MODE</sub>	Mode change time, from Normal to Standby or from Standby to Normal				20	us
t <sub>WK_FILTE</sub> R	Filter time for a valid wake-up pattern		0.5		1.8	us
t <sub>WK_TIME</sub>	Bus wake-up timeout value		0.8		5	ms
CMTI	Common mode transient immunity	TXD = $V_{IO}$ or GND1, $V_{CM}$ = 1200 $V_{PK}$ , See $\boxtimes$ 9-9	85	100		kV/µs
DRIVER S	SWITCHING CHARACTERISTICS					
t <sub>pHR</sub>	Propagation delay time, LOW to HIGH TXD edge to driver recessive (dominant to recessive)			87	110	
t <sub>pLD</sub>	Propagation delay time, HIGH TO LOW TXD edge to driver dominant (recessive to dominant)	$R_L$ = 60 $\Omega$ and $C_L$ = 100 pF; input rise/fall time (10% to 90%) on TXD =1 ns, See $\square$ 9-3		78	105	ns
t <sub>sk(p)</sub>	pulse skew ( tpHR - tpLD )			15		
t <sub>R</sub>	Differential output signal rise time			27		
t <sub>F</sub>	Differential output signal fall time			48		
$V_{SYM}$	Driver symmetry (V <sub>O(CANH)</sub> + V <sub>O(CANL)</sub> )/V <sub>CC</sub>	$R_{TERM}$ = 60 Ω, $C_L$ = open, $C_{SPLIT}$ = 4.7nF, TXD = Dominant or receissive or toggling at 250khz, 1Mhz See $\boxed{2}$ 9-3	0.9		1.1	V/V
t <sub>TXD_DTO</sub>	Dominant time out	$R_L$ = 60 $\Omega$ and $C_L$ = open, See GUID-20200710-SS0I-JPX8-LTFT- RNRQCRR6XDXR	1.2		3.8	ms
RECEIVE	R SWITCHING CHARACTERISTICS					
t <sub>pRH</sub>	Propagation delay time, bus dominant to recessive transition to RXD high output (dominant to recessive)			90	115	ns
t <sub>pDL</sub>	Propogation delay time, bus recessive to dominant transition to RXD low output (recessive to dominant)	C <sub>L(RXD)</sub> = 15 pF, See ⊠ 9-5		80	105	ns
t <sub>R</sub>	Output signal rise time(RXD)			1		ns
t <sub>F</sub>	Output signal fall time(RXD)			1		ns
FD TIMIN	G PARAMETERS				'	
<b>t</b>	Bit time on CAN bus output pins with $t_{BIT(TXD)} = 500 \text{ ns}$	$R_L$ = 60 Ω, $C_L$ = 100 pF, $C_{L(RXD)}$ = 15 pF; input rise/fall time (10% to 90%) on TXD =1 ns, See $\boxtimes$ 9-6	435		530	ns
t <sub>BIT(BUS)</sub>	Bit time on CAN bus output pins with $t_{BIT(TXD)}$ = 200 ns	R <sub>L</sub> = 60 Ω, C <sub>L</sub> = 100 pF, C <sub>L(RXD)</sub> = 15 pF; input rise/fall time (10% to 90%) on TXD =1 ns, See $\boxtimes$ 9-6	155		210	ns

Typical specifications are at  $V_{IO}$  = 3.3V,  $V_{DD}$  = 5V, GND1 = GNDIO, GND2 = GISOIN, Min/Max are over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
+	Bit time on RXD bus output pins with $t_{BIT(TXD)}$ = 500 ns	R <sub>L</sub> = 60 Ω, C <sub>L</sub> = 100 pF, C <sub>L(RXD)</sub> = 15 pF; input rise/fall time (10% to 90%) on TXD =1 ns, See $\boxtimes$ 9-6	400		550	ns
<sup>t</sup> BIT(RXD)	Bit time on RXD bus output pins with $t_{BIT(TXD)} = 200 \text{ ns}$	R <sub>L</sub> = 60 Ω, C <sub>L</sub> = 100 pF, C <sub>L(RXD)</sub> = 15 pF; input rise/fall time (10% to 90%) on TXD =1 ns, See $\boxtimes$ 9-6	120		220	ns
ΔtREC	Receiver timing symmetry with t <sub>BIT(TXD)</sub> = 500 ns	$R_L$ = 60 Ω, $C_L$ = 100 pF, $C_{L(RXD)}$ = 15 pF; input rise/fall time (10% to 90%) on TXD =1 ns; $\Delta tREC$ = $t_{BIT(RXD)}$ - $t_{BIT(BUS)}$ , See $\boxtimes$ 9-6	-65		40	ns
ΔIREC	Receiver timing symmetry with t <sub>BIT(TXD)</sub> = 200 ns	R <sub>L</sub> = 60 Ω, C <sub>L</sub> = 100 pF, C <sub>L(RXD)</sub> = 15 pF; input rise/fall time (10% to 90%) on TXD =1 ns; $\Delta t$ REC = $t$ <sub>BIT(RXD)</sub> - $t$ <sub>BIT(BUS)</sub> , See $\boxtimes$ 9-6	-45		15	ns
GPIO Cha	annel				<u>'</u>	
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay time			11	25	ns
PWD	Pulse Width distortion,  t <sub>PLH</sub> - t <sub>PHL</sub>			3.5	10	ns
t <sub>r</sub>	Output signal rise time			2.2	5	ns
t <sub>f</sub>	Output signal fall time			2.2	5	ns

### 8.12 Insulation Characteristics Curves





図 8-1. Thermal Derating Curve for Limiting Current 図 8-2. Thermal Derating Curve for Limiting Power per VDE




per VDE




#### 8.13 Typical Characteristics


 $V_{DD}$  =  $V_{IO}$  ,  $V_{ISOIN}$  =  $V_{ISOOUT}$ ,  $C_{L(RXD)}$  = 15 pF ,  $R_L$  = 60  $\Omega$ ,  $T_A$  = 25°C unless otherwise noted.




# 8.13 Typical Characteristics (continued)


 $V_{DD} = V_{IO} \text{ , } V_{ISOIN} = V_{ISOOUT}, C_{L(RXD)} = 15 \text{ pF } \text{ , } R_{L} = 60 \text{ } \Omega, T_{A} = 25 ^{\circ}\text{C} \text{ unless otherwise noted.}$ 







8-11. Receiver differential threshold voltage vs Temperature






図 8-10. Dominant state differential output voltage vs Temperature




図 8-12. Dominant Timeout vs Temperature





図 8-14. Typical TXD, RXD, CANH and CANL Waveforms at 500 kbps



# 8.13 Typical Characteristics (continued)

 $V_{DD} = V_{IO} \text{ , } V_{ISOIN} = V_{ISOOUT}, \ C_{L(RXD)} = 15 \ pF \text{ , } R_L = 60 \ \Omega, \ T_A = 25 ^{\circ}C \text{ unless otherwise noted.}$ 





### **9 Parameter Measurement Information**




図 9-1. Driver Voltage, Current and Test Definitions





図 9-2. Bus Logic State Voltage Definitions



A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  125 kHz, 50% duty cycle, tr  $\leq$  6 ns, tf  $\leq$  6 ns, ZO = 50  $\Omega$ .

### 図 9-3. Driver Test Circuit and Voltage Waveforms





図 9-4. Receiver Voltage and Current Definitions





A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  125 kHz, 50% duty cycle,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns,  $t_O = 50$   $\Omega$ .

### ☑ 9-5. Receiver Test Circuit and Voltage Waveforms

表 9-1. Receiver Differential Input Voltage Threshold Test

	2 o i i i i i i o o i i o i o i i o i o							
	INPUT		OUTPUT					
V <sub>CANH</sub>	V <sub>CANL</sub>	V <sub>ID</sub>	R	XD				
-11.5 V	-12.5 V	1000 mV	L					
12.5 V	11.5 V	1000 mV	L	.,				
-8.55 V	-9.45 V	900 mV	L	V <sub>OL</sub>				
9.45 V	8.55 V	900 mV	L					
-8.75 V	-9.25 V	500 mV	Н					
9.25 V	8.75 V	500 mV	Н					
-11.8 V	-12.2 V	400 mV	Н	V <sub>OH</sub>				
12.2 V	11.8 V	400 mV	Н					
Open	Open	X	Н					





図 9-6. t<sub>LOOP</sub> and CAN FD Timing Parameter Measurement



A. The input pulse is supplied by a generator having the following characteristics:  $t_r \le 6$  ns,  $t_f \le 6$  ns,  $Z_O = 50 \Omega$ .

# 図 9-7. Dominant Time-out Test Circuit and Voltage Waveforms




図 9-8. Driver Short-Circuit Current Test Circuit and Waveforms





図 9-9. Common-Mode Transient Immunity Test Circuit





Copyright © 2016, Texas Instruments Incorporated

- A.  $V_{CCI}$  and  $V_{CCO}$  refers to the power supplies  $V_{IO}$  and  $V_{ISOIN}$ , respectively.  $C_L$  = 15 pF and The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle,  $t_r \leq$  3 ns,  $t_f \leq$  3ns,  $t_f \leq$  3n
- B. B.  $C_L$  = 15 pF and includes instrumentation and fixture capacitance within ±20%.

図 9-10. Switching Characteristics Test Circuit and Voltage Waveforms

Product Folder Links: ISOW1044

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

### 10 Detailed Description

#### 10.1 Overview

The ISOW1044 has signal isolation channels, power isolation with integrated transformer and CAN transceiver all integrated in one package. ISOW1044 supports maximum signaling rate up to 1Mbps for CAN, and 5 Mbps for CAN FD. Functional Block Diagram shows functional block diagram of ISOW1044.

#### 10.2 Power Isolation

The integrated isolated DC-DC converter uses advanced circuit and on-chip layout techniques to reduce radiated emissions and achieve upto 47% typical efficiency. The integrated transformer uses thin film polymer as the insulation barrier. In case bus communication is not needed, the DC-DC converter can be switched off using EN pin to save power. The output voltage,  $V_{\rm ISOOUT}$ , is monitored and feedback information is conveyed to the primary side through a dedicated isolation channel. The duty cycle of the primary switching stage is adjusted accordingly. The fast feedback control loop of the power converter ensures low overshoots and undershoots during load transients. Undervoltage lockout (UVLO) with hysteresis is integrated on the  $V_{\rm IO}$ ,  $V_{\rm DD}$  and  $V_{\rm ISOOUT}$  supplies which ensures robust fails-safe system performance under noisy conditions. An integrated soft-start mechanism ensures controlled inrush current and avoids any overshoot on the output during power up.

### 10.3 Signal Isolation

The integrated signal isolation channels for CAN tranceiver and GPIIO employ an ON-OFF keying (OOK) modulation scheme to transmit the digital data across a silicon-dioxide based isolation barrier. The transmitter sends a high frequency carrier across the barrier to represent one state and sends no signal to represent the other state. The receiver demodulates the signal after signal conditioning and produces the output through a buffer stage. The signal-isolation channels incorporate advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions from the high frequency carrier and IO buffer switching. 

10-3 shows a functional block diagram of a typical signal isolation channel.

In order to keep any noise coupling from power converter away from signal path, power supplies on side1 for power converter ( $V_{DD}$ ) and signal path( $V_{IO}$ ) are kept separate. Similarly on side2, power converter output ( $V_{ISOIN}$ ) needs to be connected to power supply for CAN ( $V_{ISOIN}$ ) externally on PCB. For more details, refer to Layout guidelines section.

#### 10.4 CAN Transceiver

The ISOW1044 device includes a digitally isolated CAN transceiver that offers  $\pm 58\text{-V}$  DC bus fault protection and  $\pm 12\text{-V}$  common-mode voltage range. The device supports up to 5-Mbps data rate in CAN FD mode allowing much faster transfer of payload compared to classic CAN. The power converter operates from a 5-V supply on side 1 ( $V_{DD}$ ) and a 5-V supply on side 2 ( $V_{ISOOUT}$ ). The logic supply  $V_{IO}$  on side 1 can operate from 1.71-V up to 5.5-V. This wide  $V_{IO}$  supply range is of particular advantage for applications operating in harsh industrial environments because the low voltage on side 1 enables the connection to low voltage microcontrollers for power conservation, whereas the 5 V on side 2 maintains a high signal-to-noise ratio of the bus signals.

The ISOW1044 supports a standby mode and remote BUS Wake-UP (WUP). The STB pin can be supplied from either the system processor or from a static system voltage source. In standby mode, the CAN driver and main receiver are switched off and bidirectional CAN communication is not possible. The DC-DC converter, low-power receiver, and bus monitor circuits are still enabled to allow for RXD wake-up requests via the CAN bus. The CAN bus pins are weakly pulled to GND in this mode. If normal mode is the only intended mode of operation than the STB pin can be tied directly to GND.

#### 10.4.1 Remote Wake Request via Wake-Up Pattern (WUP) in Standby Mode

The ISOW1044 supports a remote wake-up request that is used to indicate to the host controller that the bus is active and the node should return to normal operation.

The device uses the multiple filtered dominant wake-up pattern (WUP) from the ISO 11898-2:2016 standard to qualify bus activity. Once a valid WUP has been received, the wake request is indicated to the controller by a falling edge and low period corresponding to a filtered dominant on the RXD output of the ISOW1044.

The WUP consists of a filtered dominant pulse, followed by a filtered recessive pulse, and finally by a second filtered dominant pulse. The first filtered dominant initiates the WUP, and the bus monitor then waits on a filtered recessive; other bus traffic does not reset the bus monitor. Once a filtered recessive is received the bus monitor is waiting for a filtered dominant and again, other bus traffic does not reset the bus monitor. Immediately upon reception of the second filtered dominant the bus monitor recognizes the WUP and drives the RXD output low every time an additional filtered dominant signal is received from the bus.

For a dominant or recessive to be considered filtered, the bus must be in that state for more than the  $t_{WK\_FILTER}$  time. Due to variability in  $t_{WK\_FILTER}$  the following scenarios are applicable. Bus state times less than  $t_{WK\_FILTER(MIN)}$  are never detected as part of a WUP and thus no wake request is generated. Bus state times between  $t_{WK\_FILTER(MIN)}$  and  $t_{WK\_FILTER(MAX)}$  may be detected as part of a WUP and a wake-up request may be generated. Bus state times greater than  $t_{WK\_FILTER(MAX)}$  are always detected as part of a WUP, and thus a wake request is always generated. See  $\boxtimes$  10-1 for the timing diagram of the wake-up pattern.

The pattern and  $t_{WK\_FILTER}$  time used for the WUP prevents noise and bus stuck dominant faults from causing false wake-up requests while allowing any valid message to initiate a wake-up request.

The ISO 11898-2:2016 standard has defined times for a short and long wake-up filter time. The  $t_{WK\_FILTER}$  timing for the device has been picked to be within the minimum and maximum values of both filter ranges. This timing has been chosen such that a single bit time at 500 kbps, or two back-to-back bit times at 1 Mbps triggers the filter in either bus state. Any CAN frame at 500 kbps or less would contain a valid WUP.

For an additional layer of robustness and to prevent false wake-ups, the device implements a wake-up timeout feature. For a remote wake-up event to successfully occur, the entire WUP must be received within the timeout value  $t \le t_{WK\_TIMEOUT}$ . If not, the internal logic is reset and the transceiver remains in its current state without waking up. The full pattern must then be transmitted again, conforming to the constraints mentioned in this section. See  $\boxtimes$  10-1 for the timing diagram of the wake-up pattern with wake timeout feature.




図 10-1. Wake-Up Pattern (WUP) with twk TIMEOUT

Product Folder Links: ISOW1044



### 10.5 Functional Block Diagram




図 10-2. Block Diagram




図 10-3. Signal Isolation channel

# 10.6 Feature Description

#### 10.6.1 CAN Bus States

The CAN bus has two logical states during operation: *recessive* and *dominant*. A dominant bus state occurs when the bus is driven differentially and corresponds to a logic low on the TXD and RXD pins. A recessive bus state occurs when the bus is biased to  $V_{CC}/2$  via the high-resistance internal input resistors ( $R_{IN}$ ) of the receiver and corresponds to a logic high on the TXD and RXD pins.

A dominant state overwrites the recessive state during arbitration. Multiple CAN nodes may be transmitting a dominant bit at the same time during arbitration, and in this case the differential voltage of the bus is greater than the differential voltage of a single driver.

The ISOW1044 transceiver implements a standby (STB) mode which enables a third bus state where the bus pins are weakly biased to ground via the high resistance internal resistors of the receiver.






図 10-4. Bus States (Physical Bit Representation)




図 10-5. Simplified Recessive Common Mode Bias and Receiver

A. A - Normal Mode B - Standby Mode

#### 10.6.2 Digital Inputs and Outputs: TXD (Input) and RXD (Output)

The  $V_{IO}$  supply for the isolated digital input and output side of the device can be supplied by 1.8-V, 2.5-V, 3.3-V, and 5-V supplies and therefore the digital inputs and outputs are 1.8-V, 2.5-V, 3.3-V, and 5-V compatible.

#### 10.6.3 TXD Dominant Timeout (DTO)

The TXD DTO circuit prevents the transceiver from blocking network communication in the event of a hardware or software failure where the TXD pin is held dominant longer than the timeout period,  $t_{TXD\_DTO}$ . The DTO circuit timer starts on a falling edge on the TXD pin. The DTO circuit disables the CAN bus driver if no rising edge occurs before the timeout period expires, which frees the bus for communication between other nodes on the network. The CAN driver is activated again when a recessive signal occurs on the TXD pin, clearing the TXD DTO condition. The receiver and RXD pin still reflect activity on the CAN bus, and the bus terminals are biased to the recessive level during a TXD dominant timeout.




図 10-6. Example Timing Diagram for TXD DTO

注

The minimum dominant TXD time ( $t_{TXD\_DTO}$ ) allowed by the TXD DTO circuit limits the minimum possible transmitted data rate of the device. The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case, where five successive dominant bits are followed immediately by an error frame. This, along with the  $t_{TXD\_DTO}$  minimum, limits the minimum data rate. Calculate the minimum transmitted data rate with  $\overrightarrow{\pm}$  1.

Minimum Data Rate = 
$$11 / t_{TXD\_DTO}$$
 (1)

#### 10.6.4 Power-Up and Power-Down Behavior

The ISOW1044 has built-in under-voltage lockout (UVLO) on all supplies ( $V_{DD}$ ,  $V_{IO}$  and  $V_{ISOOUT}$ ) with positive-going and negative-going thresholds and hysteresis. Both the power converter supply ( $V_{DD}$ ) and Logic supply ( $V_{IO}$ ) need to be present for the device to work. If either of them is below its UVLO, both the signal path and the power converter are disabled.

Assuming  $V_{IO}$  is above its UVLO+, when the  $V_{DD}$  voltage crosses the positive-going UVLO threshold during power-up, the DC-DC converter initializes and the power converter duty cycle is increased in a controlled manner. This soft-start scheme limits primary peak currents drawn from the  $V_{DD}$  supply and charges the  $V_{ISOOUT}$  output in a controlled manner, avoiding overshoots. CAN BUS is in high impedance state in this duration. When the UVLO positive-going threshold is crossed on the secondary side  $V_{ISOOUT}$  pin, the feedback channel starts providing feedback to the primary controller. The regulation loop takes over and CAN drive output, Received data output (RXD) and gneral purpose logic channel (OUT) take their respective states defined by the inputs to the device i.e. Standby (STB), Driver data to be transmitted TXD, and general purpose logic input IN respectively. Designers should consider a sufficient time margin (typically 5 ms with 10-µF load capacitance) to allow this power up sequence before any usable system functionality.

When either of  $V_{DD}$  or  $V_{IO}$  is lost, the primary side DC-DC controller turns off when the UVLO lower threshold is reached. The  $V_{ISOOUT}$  capacitor then discharges depending on the isolation channels and BUS load.

#### 10.6.5 Protection Features


The ISOW1044 device has multiple protection features to create a robust system level solution.

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

27

The first feature is an Enable/Fault protection feature. This EN/FLT pin can be used as either an input pin to
enable or disable the integrated DC-DC power converter or as an output pin which works as an alert signal if
the power converter is not operating properly. In the /Fault use case, a fault is reported if V<sub>DD</sub> > 7 V, V<sub>DD</sub> < 2.5
V, or if the junction temperature >170°C. When a fault is detected, this pin will go low, disabling the DC-DC
converter to prevent any damage.



### 図 10-7. EN Fault Pin Diagram

- An over-voltage clamp feature is present on V<sub>ISOOUT</sub> which will clamp the voltage at 6 V if there is an increase
  in voltage seen. For device reliability, it is recommended that V<sub>ISOOUT</sub> stays lower than the over-clamp voltage
  for device reliability.
- Over-Voltage Lock Out (OVLO) on V<sub>DD</sub> will occur when a voltage higher than 7 V on V<sub>DD</sub> is seen. At OVLO, the device will go into a low power state and the EN/FLT pin will go low.
- In cases of overload or short on power converter output V<sub>ISOOUT</sub>, maximum duty cycle of power converter is limited. In cases of driver bus short circuit due to the external power supply cable shorting to the bus cable, short circuit current protection on CAN chip restricts the bus current to ±115 mA maximum.
- Thermal protection is also integrated to help prevent the device from getting damaged under such scenarios. An increase in the die temperature is monitored and the device is disabled when the die temperature becomes 165 °C (typical), thus disabling the short condition. The device is re-enabled when the junction temperature becomes 155 °C (typical). If an overload or output short-circuit condition prevails, this protection cycle is repeated. Care should be taken in the system design to prevent repeated or prolonged exposure to bus shorts as this exposes the device to high junction temperatures for extreme amounts of time affecting device reliability.

#### 10.6.6 Floating Pins, Unpowered Device

The ISOW1044 is designed to be ideal passive or no load to the CAN bus if it is unpowered. The bus pins (CANH, CANL) have extremely low leakage currents when the device is unpowered to avoid loading down the bus which is critical if some nodes of the network are unpowered while the rest of the of network remains in operation.

The device has internal pull-ups on critical pins (TXD and STB) which places the device into known states if the pin floats. This internal bias should not be relied upon by design though, especially in noisy environments, but instead should be considered a failsafe protection feature. When a CAN controller supporting open drain outputs is used, an adequate external pull-up resistor must be used to ensure that the TXD output of the CAN controller maintains adequate bit timing to the input of the CAN transceiver. See 表 10-3 for more details.

#### 10.6.7 Glitch-Free Power Up and Power Down

Communication on the bus that already exist between a master node and slave node in a CAN network must not be disturbed when a new node is swapped in or out of the network. No glitches on the bus should occur when the device is:

- Hot plugged into the network in an unpowered state
- · Hot plugged into the network in a powered state and recessive state
- Powered up or powered down in a recessive state when already connected to the bus

The ISOW1044 device meets above criteria and does not cause any false data toggling on the bus when powered up or powered down in a recessive state with supply ramp rates >= 50 us.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



#### 10.7 Device Functional Modes

表 10-1 lists the supply configuration for these devices:

表 10-1. Supply configuration Function Table

	INPUTS			OUTPUTS	
$V_{DD}$	V <sub>DD</sub> V <sub>IO</sub>		BUS OUTPUT (CANH/ CANL)	RXD	V <sub>ISOOUT</sub> (2)
< V <sub>DD(UVLO+)</sub>	>V <sub>IO(UVLO+)</sub>	Х	High-Z	Recessive (Default High)	OFF
>V <sub>DD(UVLO+)</sub>	<v<sub>IO(UVLO+)</v<sub>	Х	High-Z	Recessive (Default High)	Invalid Operation
5 V	1.71 V to 5.5 V	H or Open	Per Device Mode <sup>(1)</sup> and TXD	Mirrors Bus	5 V
5 V	1.71 V to 5.5 V	L	High-Z	Recessive (Default High)	OFF

- (1) At Normal mode (STB = L), BUS OUTPUT follows TXD. Otherwise if at Standby mode (STB = H or Open), BUS OUTPUT is High-Z.
- (2)  $V_{ISOOUT}$  shorted to  $V_{ISOIN}$  on PCB. GND2 and GISOIN pins are shorted together and EN/FLT = High.

### 表 10-2 shows the different driver functional modes:

表 10-2. Driver Functional Table

INPUTS						OUTPUTS			
<b>V</b> <sub>DD</sub> <sup>(1)</sup>	V <sub>DD</sub> <sup>(1)</sup> V <sub>IO</sub> EN/FLT			INPUT TXD	CANH (3)	CANL (3)	DRIVEN BUS STATE		
				L	Н	L	Dominant		
		H or Open	L	H or Open	Z	Z	Recessive		
PU	PU		H or Open	Х	Hi-Z	Hi-Z	Weak pull-down to ground		
		L	X	Х	Hi-Z	Hi-Z	Weak pull-down to ground		
PD	PU	Х	Х	Х	Hi-Z	Hi-Z	Weak pull-down to ground		
PU	PD <sup>(2)</sup>	Х	Х	Х	Invalid Operation				

<sup>(1)</sup> PU=Powered up, PD=Powered down; H=high level; L=Low level; X=Irrelevant; Z = common-mode (recessive) biased to V<sub>ISOIN</sub>/2 , Hi-Z=High impedance state

At Normal mode (STB = L), the CAN outputs follow the logic states at data input, TXD. A logic low at the TXD input causes the CAN output to go dominant. Therefore the differential output voltage defined by  $\pm$  2 is positive. A logic high at the TXD input causes the CAN BUS to go recessive. Therefore the differential output voltage defined by  $\pm$  2 is negative.

$$V_{OD} = V_{CANH} - V_{CANL} \tag{2}$$

At Standby mode (STB = H or Open), both outputs go to the high-impedance (Hi-Z) state. The logic state at the TXD pin is irrelevant when this mode. The driver is disabled (bus outputs are in the Hi-Z) by default when the STB pin is left open. The TXD pin has an internal pullup resistor.

表 10-3 shows the different receiver functional modes:

<sup>(2)</sup> A strongly driven input signal on TXD can weakly power the floating V<sub>IO</sub> through an internal protection diode and cause an undetermined output.

<sup>(3)</sup> V<sub>ISOOUT</sub> shorted to V<sub>ISOIN</sub> on PCB and GND2 and GISOIN pins are shorted together and EN/FLT = High



#### 表 10-3. Receiver Functional Table

	OUTPUT						
V <sub>DD</sub> <sup>(1)</sup>	V <sub>IO</sub>	EN/FLT	STB	CAN DIFFERENTIAL INPUTS V <sub>ID</sub> = V <sub>CANH</sub> -V <sub>CANL</sub>	BUS STATE	RXD <sup>(3)</sup>	
PU	PU	H or Open	L	V <sub>ID</sub> > 0.9 V	Dominant	L	
				0.5 V< V <sub>ID</sub> < 0.9 V	Undefined	Undefined	
				V <sub>ID</sub> < 0.5 V	Recessive	Н	
			H or Open	V <sub>ID</sub> > 1.15 V	Dominant	H (L if a remote wake event occurred)	
				0.4 V< V <sub>ID</sub> < 1.15 V	Undefined		
				V <sub>ID</sub> < 0.4 V	Recessive		
			X	Open (V <sub>ID</sub> = 0 V)	Open	Н	
		L	X	X	X	Hi-Z	
PD	PU	X	Х	X	X	Hi-Z	
PU	PD <sup>(2)</sup>	X	Х	X	X	Invalid Operation	

- (1) PU=Powered up, PD=Powered down; H=high level; L=Low level; X=Irrelevant; Hi-Z=High impedance state
- (2) A strongly driven input signal on TXD can weakly power the floating VIO through an internal protection diode and cause an undetermined output.
- (3) V<sub>ISOOUT</sub> shorted to V<sub>ISOIN</sub> on PCB. GND2 and GISOIN pins are shorted together and EN/FLT = High

At Normal mode (STB = L), the receiver output, RXD, goes low when the differential input voltage defined by  $\stackrel{\star}{\rightrightarrows}$  3 is greater than the positive input threshold,  $V_{IT+}$ . The receiver output, RXD, goes high when the differential input voltage defined by  $\stackrel{\star}{\rightrightarrows}$  3 is less than the negative input threshold,  $V_{IT-}$ . If the  $V_{ID}$  voltage is between the  $V_{IT+}$  and  $V_{IT-}$  thresholds, the output is indeterminate.

$$V_{ID} = V_{CANH} - V_{CANL} \tag{3}$$

At Standby mode (STB = H or Open), RXD output goes high and if a remote wake-up event occurs, it goes low.

Other device feature functional states are shown in 表 10-4 and 表 10-5 below:

#### 表 10-4. DC-DC Converter Enable/Disable

	INPUTS	OUTPUT	
V <sub>DD</sub>	V <sub>IO</sub>	EN/FLT	V <sub>ISOOUT</sub>
PU	PU	H or Open	5 V
PU	PU	L	OFF

#### 表 10-5. General Purpose Logic Input/Output

	INPUTS		OUTPUT	CommentsComments		
V <sub>DD</sub> <sup>(1)</sup> <sup>(2)</sup>	V <sub>IO</sub>	EN/FLT	IN	OUT	CommentsComments	
PU		H or Open	Н	Н	Output channel assumes logic state governed by IN  Default state  Device is in disabled state	
	PU		L	L		
			Open	L		
		L	Х	Hi-Z		
PD	PU	Х	Х	Hi-Z	when either of V <sub>DD</sub> or V <sub>IO</sub> is	
PU	PD	Х	Х	Invalid Operation	missing	

- (1) PU = Powered Up; PD = Powered Down; H = Logic High; L= Logic Low; X = Irrelevant, Hi-Z = High Impedance (OFF) state
- (2)  $V_{\text{ISOOUT}}$  shorted to  $V_{\text{ISOIN}}$  on PCB. GND2 and GISOIN pins are shorted together and EN=High



### 10.8 Device I/O Schematics




図 10-8. Device I/O schematics

### 11 Application and Implementation

注


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 11.1 Application Information

The ISOW1044 device can be used with other components from Texas Instruments such as a microcontroller and a linear voltage regulator to form a fully isolated CAN interface. Typically two power supplies isolated from each other are needed to power up both sides of Isolated CAN device. Due to the integrated DC-DC converter in the device, the isolated supply is generated inside the device that can be used to power isolated side of the CAN device and peripherals on isolated side, thus saving board space.

#### 11.2 Typical Application

The ISOW1044 device is suitable for applications that have limited board space and desire more integration. It is also suitable for very high voltage applications, where power transformers meeting the required isolation specifications are bulky and expensive. The device can be used in applications with a host micro-controller or FPGA that includes the link layer portion of the CAN protocol. It is 11-1 shows a typical application configuration for 5 V controller applications. The bus termination is shown for illustrative purposes. The ISOW1044 device meets 8 kV contact ESD (Electrostatic discharge) per IEC 61000-4-2 standalone with no external components on bus. If the application requires the usage of Common mode choke (CMC), then use of Transient voltage suppressor (TVS) is a must to achieve 8kV IEC ESD.



#### Notes:

- 1. Keep 10 nF bypass capacitors close to  $V_{DD}$  and  $V_{ISOOUT}$  pins (< 1 mm) for optimum Radiated emissions performance
- 2. GND1 and GNDIO need be shorted directcly. GND2 and GISOIN need be shorted directly, or through ferrite beads.
- 3. All GISOIN pins (pin 15, 16, 17) need be shorted on PCB for optimum IEC-ESD performance.
- 4. V<sub>SIN</sub> and V<sub>ISOOUT</sub> must be shorted on PCB.

図 11-1. Application circuit for ISOW1044

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

#### 11.2.1 Design Requirements

Unlike an optocoupler-based solution, which requires several external components to improve performance, provide bias, or limit current, the ISOW1044 device only requires external bypass capacitors to operate as shown in above application diagram.

Because of very-high current flowing through the device  $V_{DD}$  and  $V_{ISOOUT}$  supplies, higher decoupling capacitors typically provide better noise and ripple performance. Although a 10- $\mu$ F capacitor is adequate, higher decoupling capacitors (such as 47  $\mu$ F) on both the  $V_{DD}$  and  $V_{ISOOUT}$  pins to the respective grounds are strongly recommended to achieve the best performance.

#### 11.2.2 Detailed Design Procedure

#### 11.2.2.1 Bus Loading, Length and Number of Nodes

The ISO 11898-2 Standard specifies a maximum bus length of 40 m and maximum stub length of 0.3 m. However, with careful design, users can have longer cables, longer stub lengths, and many more nodes to a bus. A large number of nodes requires transceivers with high input impedance such as the ISOW1044 transceiver.

Many CAN organizations and standards have scaled the use of CAN for applications outside the original ISO 11898-2 Standard. These organizations and standards have made system-level trade-offs for data rate, cable length, and parasitic loading of the bus. Examples of some of these specifications are ARINC825, CANopen, DeviceNet, and NMEA2000.

The ISOW1044 device is specified to meet the 1.5-V requirement with a  $50-\Omega$  load, incorporating the worst case including parallel transceivers. The differential input resistance of the device is a minimum of  $30~k\Omega$ . If  $100~k\Omega$  ISOW1044 transceivers are in parallel on a bus, this requirement is equivalent to a  $300-\Omega$  differential load worst case. That transceiver load of  $300~\Omega$  in parallel with the  $60~\Omega$  gives an equivalent loading of  $50~\Omega$ . Therefore, the ISOW1044 device theoretically supports up to 100~k transceivers on a single bus segment. However, for CAN network design margin must be given for signal loss across the system and cabling, parasitic loadings, network imbalances, ground offsets and signal integrity, therefore a practical maximum number of nodes is typically much lower. Bus length may also be extended beyond the original ISO 11898 standard of 40~k m by careful system design and data-rate tradeoffs. For example, CAN open network design guidelines allow the network to be up to 1~k m with changes in the termination resistance, cabling, less than 64~k nodes, and a significantly lowered data rate.

This flexibility in CAN network design is one of the key strengths of the various extensions and additional standards that have been built on the original ISO 11898-2 CAN standard. Using this flexibility requires the responsibility of good network design and balancing these tradeoffs.

#### 11.2.2.2 CAN Termination

The ISO11898 standard specifies the interconnect to be a single twisted pair cable (shielded or unshielded) with  $120-\Omega$  characteristic impedance ( $Z_0$ ). Resistors equal to the characteristic impedance of the line should be used to terminate both ends of the cable to prevent signal reflections. Unterminated drop-lines (stubs) connecting nodes to the bus should be kept as short as possible to minimize signal reflections. The termination may be in a node, but if nodes are removed from the bus, the termination must be carefully placed so that it is not removed from the bus.






図 11-2. Typical CAN Bus

Termination may be a single  $120-\Omega$  resistor at the end of the bus, either on the cable or in a terminating node. If filtering and stabilization of the common-mode voltage of the bus is desired, then split termination can be used as below termination concepts. Split termination improves the electromagnetic emissions behavior of the network by eliminating fluctuations in the bus common-mode voltages at the start and end of message transmissions.




図 11-3. CAN Bus Termination Concepts

#### 11.2.3 Application Curve




図 11-4. ISOW1044 Radiated Emissions versus CISPR32B line

#### 11.2.4 Insulation Lifetime

Insulation lifetime projection data is collected by using industry-standard Time Dependent Dielectric Breakdown (TDDB) test method. In this test, all pins on each side of the barrier are tied together creating a two-terminal device and high voltage applied between the two sides; See  $\boxtimes$  11-5 for TDDB test setup. The insulation breakdown data is collected at various high voltages switching at 60 Hz over temperature. For reinforced insulation, VDE standard requires the use of TDDB projection line with failure rate of less than 1 part per million (ppm). Even though the expected minimum insulation lifetime is 20 years at the specified working isolation voltage, VDE reinforced certification requires additional safety margin of 20% for working voltage and 87.5% for lifetime which translates into minimum required insulation lifetime of 37.5 years at a working voltage that's 20% higher than the specified value.  $\boxtimes$  11-6 shows the intrinsic capability of the isolation barrier to withstand high voltage stress over its lifetime. Based on the TDDB data, the intrinsic capability of the insulation is 1000  $V_{RMS}$  with a lifetime of 1184 years.




図 11-5. Test Setup for Insulation Lifetime Measurement

Product Folder Links: ISOW1044






図 11-6. Insulation Lifetime Projection Data

# 12 Power Supply Recommendations

To make sure that operation is reliable at all data rates and supply voltages, adequate decoupling capacitors must be located as close to supply pins as possible. Power converter input  $V_{DD}$  and output  $V_{ISOOUT}$  supply pins should have high frequency ceramic capacitors 10 nF and bulk capacitors 10 µF atleast close to the pins. Signal path supply pins,  $V_{IO}$  and  $V_{ISOIN}$ , should have 100 nF or higher value ceramic bypass capacitors close to device pins. ISOW10144 can consume typical peak pulse currents of upto 250mA under fully loaded conditions for short durations (10s of µs) from the power source that is powering  $V_{DD}$  of ISOW1044. Please make sure the current limit of upstream power device is atleast 300mA typical.

Product Folder Links: ISOW1044

### 13 Layout

#### 13.1 Layout Guidelines

Figure 11-1 shows the recommended placement and routing of device bypass capacitors. Below guidelines must be followed to achieve low emissions design:

- 1. High frequency bypass capacitors 10 nF must be placed close to V<sub>DD</sub> and V<sub>ISOOUT</sub> pins, within 1 mm distance away from device pins. This is very essential for optimised radiated emissions performance. Ensure that these capacitors are 0402 size so that they offer least inductance (ESL).
- 2. Bulk capacitors of atleast 10  $\mu$ F must be placed on power converter input ( $V_{DD}$ ) and output ( $V_{ISOOUT}$ ) supply pins after the 10 nF capacitor with a distance of 2 4 mm, as shown in Layout Example.
- 3. Traces on  $V_{DD}$  and GND1 must be symmetric till bypass capacitors. Similarly traces on  $V_{ISOOUT}$  and GND2 must be symmetric.
- 4. Place two 0402 size Ferrite beads (Part number: BLM15EX331SN1) on power supply pins, one between V<sub>ISOOUT</sub> and V<sub>ISOIN</sub> and the other between GND2 (pin 11) and GND2(pin 15), as shown in example PCB layout, so that any high frequency noise from power converter output sees a high impedance before it goes to other components on PCB.
- 5. Do not have any metal traces or ground pour within 4 mm of power converter output terminals V<sub>ISOOUT</sub> (pin12) and GND2 (pin11).
- 6. Place the CAN BUS protection and filtering circuitry close to the bus connector to prevent transients, ESD, and noise from propagating onto the board. This layout example shows an optional transient voltage suppression (TVS) diode, D1, which may be implemented if the system-level requirements exceed the specified rating of the transceiver. This example also shows two optional 68pF bus filter capacitors
- 7. Common mode choke or ferrite beads on bus terminals (CANH/CANL) can minimise any high frequency noise that can couple of CAN bus cable which can act as antenna and amplify that noise. This will improve Radiated emissions performance on a system level.
- 8. Following the layout guidelines of EVM as much as possible is highly recommended for a low radiated emissions design. EVM Link is available in Related Documentation.

### 13.2 Layout Example




図 13-1. Layout example



### 14 Device and Documentation Support

### 14.1 Documentation Support

#### 14.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Digital Isolator Design Guide
- · Texas Instruments, Isolation Glossary
- ISOW1044DFM Evaluation board

## 14.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 14.3 サポート・リソース

TI E2E<sup>™</sup> サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

#### 14.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

#### 14.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

#### 14.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

### 15 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback


Copyright © 2023 Texas Instruments Incorporated

### **PACKAGE OUTLINE**

# **DFM0020A**

### SOIC - 3.55 mm max height

SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 5. Ref. JEDEC registration MS-013



Product Folder Links: ISOW1044




# **EXAMPLE BOARD LAYOUT**

# **DFM0020A**

# SOIC - 3.55 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# **EXAMPLE STENCIL DESIGN**

# **DFM0020A**

### SOIC - 3.55 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)



<sup>7.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

design recommendations.

8. Board assembly site may have different recommendations for stencil design.

www.ti.com 24-May-2022

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ISOW1044BDFMR	ACTIVE	SOIC	DFM	20	850	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW1044	Samples
ISOW1044DFMR	ACTIVE	SOIC	DFM	20	850	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW1044	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 24-May-2022

SMALL OUTLINE PACKAGE




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Ref. JEDEC registration MS-013



SMALL OUTLINE PACKAGE




NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



### 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated