

LM3492/-Q1 個別調光対応、2チャネルLEDドライバ、昇圧型コンバータ および高速電流レギュレータ搭載

1 特長

• 昇圧型コンバータ

- LM3492-Q1は車載用グレードの製品で、AEC Q100 Grade 1認定済み
- 非常に広い入力電圧範囲: 4.5V~65V
- プログラム可能なソフト・スタート
- ループ補償が不要
- セラミック・コンデンサなどの低ESRコンデンサで、可聴ノイズなしに安定
- ほぼ一定のスイッチング周波数、200kHz~1MHz の範囲でプログラム可能

• 電流レギュレータ

- LED駆動電流を50mA~200mAの範囲でプログラム可能
- 1000:1のコントラスト比、3kHzを超える調光周波数、最小LED電流パルス幅300ns
- 2つのLEDストリングを個別に調光可能、最高65V、合計15W (通常は150mAのLED x28)
- 動的なヘッドラーム制御による効率の最大化
- 過電力保護
- ±3%電流精度

• スーパーバイザ機能

- 高精度のインエーブル
- COMM I/Oピンによる診断とコマンド
- サーマル・シャットダウン保護機能
- 放熱特性の優れた20ピンHTSSOPパッケージ

2 アプリケーション

- コントラスト比が非常に高い6.5インチ~10インチLCDディスプレイのバックライト、最大28 LED
- 車載および船舶用GPSディスプレイ

3 概要


LM3492/-Q1は、昇圧型コンバータと2チャネルの電流レギュレータを内蔵した高効率でコスト効果の高いLEDドライバで、個別に調光可能な2つのLEDストリングを、最大電力15W、最大出力電圧65Vで駆動できます。昇圧型コンバータには独自のProjected-On-Time制御手法が採用されており、高速な過渡応答を実現し、補償を必要とせず、スイッチング周波数はほぼ一定で、200kHz~1MHzの範囲にプログラム可能です。アプリケーション回路はセラミック・コンデンサで安定し、調光時に可聴範囲のノイズが発生しません。プログラム可能なピーク電流制限とソフトスタート機能により、スタートアップ時の電流サーボが減少し、内蔵の190mΩ、3.9AのNチャネルMOSFETスイッチによりソリューションのサイズを最小にできます。

製品情報⁽¹⁾

型番	パッケージ	本体サイズ(公称)
LM3492	HTSSOP (20)	7.80mm×4.40mm
LM3492-Q1		

(1) 提供されているすべてのパッケージについては、巻末の注文情報を参照してください。

代表的なアプリケーション



Copyright © 2016, Texas Instruments Incorporated



英語版のTI製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、www.ti.comで閲覧でき、その内容が常に優先されます。TIでは翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、必ず最新版の英語版をご参照くださいますようお願いいたします。

English Data Sheet: SNVS656

目次

1 特長	1	8.5 Programming	18
2 アプリケーション	1	9 Application and Implementation	20
3 概要	1	9.1 Application Information	20
4 改訂履歴	2	9.2 Typical Application	20
5 概要(続き)	3	10 Power Supply Recommendations	23
6 Pin Configuration and Functions	4	11 Layout	23
7 Specifications	5	11.1 Layout Guidelines	23
7.1 Absolute Maximum Ratings	5	11.2 Layout Example	23
7.2 ESD Ratings	5	12 デバイスおよびドキュメントのサポート	24
7.3 Recommended Operating Conditions	5	12.1 ドキュメントのサポート	24
7.4 Thermal Information	5	12.2 関連リンク	24
7.5 Electrical Characteristics	6	12.3 ドキュメントの更新通知を受け取る方法	24
7.6 Typical Characteristics	8	12.4 コミュニティ・リソース	24
8 Detailed Description	11	12.5 商標	24
8.1 Overview	11	12.6 静電気放電に関する注意事項	24
8.2 Functional Block Diagram	12	12.7 Glossary	24
8.3 Feature Description	12	13 メカニカル、パッケージ、および注文情報	24
8.4 Device Functional Modes	18		

4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Revision C (May 2013) から Revision D に変更	Page
• 「ESD定格」表、「熱に関する情報」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクション 追加	1
• Changed R _{0JA} value from 32.7 to 36.5 in the Thermal Information table	5

Revision B (May 2013) から Revision C に変更	Page
• Changed layout of National Data Sheet to TI format	20


5 概要（続き）

高速なスルーレートの電流レギュレータにより、高い周波数で狭い幅のパルスによる調光信号が可能になり、3kHzを超える調光周波数において、1000:1という非常に高いコントラスト比を実現しています。LED電流は、単一の抵抗によって50mA～200mAの範囲にプログラム可能です。

効率を最大化するため、動的ヘッドルーム制御(DHC)により出力電圧が最小値に自動調整されます。またDHCによって、サイズが異なるバックライト・パネルで必要なLED数の異なるストリングに単一のBOMを使用できるようになります。これにより、総合的な開発期間とコストを削減できます。LM3492/-Q1は多用途のCOMMピンを備えており、双方向のI/Oピンとして外部のMCUとの間のインターフェイスとして機能し、パワー・グッド、過熱、IOUTの過電圧および低電圧の通知、スイッチング周波数の調整、チャネル1のディセーブルに使用されます。LM3492/-Q1の他のスーパーバイザ機能には、高精度のイネーブル、VCC低電圧誤動作防止、電流レギュレータ過電力保護、サーマル・シャットダウン保護があります。LM3492/-Q1は、放熱特性の優れた20ピンHTSSOPパッケージで供給されます。

6 Pin Configuration and Functions

PWP PowerPAD™ Package
20-Pin HTSSOP
Top View



Pin Functions

PIN		I/O	DESCRIPTION	APPLICATION INFORMATION
NO.	NAME			
1	EN	I	Enable	Internally pullup. Connect to a voltage higher than 1.63 V to provide precision enable for the device.
2	VIN	I	Input Supply Voltage	Supply pin to the device. Input range is 4.5 V to 65 V.
3	SW	I	Switch Node	Internally connected to the drain of the integrated MOSFET.
4				
5	VOUT	I	Output Voltage Sense	Sense the output voltage for nearly constant switching frequency control.
6	RT	I	Frequency Control	An external resistor from the VOUT pin to this pin sets the switching frequency.
7	FB	I	Output Voltage Feedback	The output voltage is connected to this pin through a feedback resistor divider for output voltage regulation. The voltage of this pin is from 1.05 V to 2.5 V.
8	GND	G	Analog Ground	Signal ground
9	IOUT2	I	Current Regulator Input of Channel 2	Input of the current regulator of channel 2. The regulated current is programmable (refer to the IREF pin).
10	IOUT1	I	Current Regulator Input of Channel 1	Input of the current regulator of channel 1. The regulated current is programmable (refer to the IREF pin).
11	CDHC	I	Dynamic Headroom Control	An external capacitor connected to this pin sets the DHC sensitivity. At start-up, a 120-µA internal current source charges an external capacitor to provide a soft-start function.
12	IREF	I	Current Setting of the Current Regulator	An external resistor connected from this pin to ground programs the regulated current of the current regulator of channels 1 and 2.
13	COMM	I/O	Bidirectional Logic Communication	This pin is open drain for various indications (power-good, overtemperature, IOUT overvoltage and undervoltage) and command sending (switching frequency tuning and channel 1 disabling).
14	LGND	G	Ground of the Current Regulator	Current regulator ground. Must be connected to the GND pin for normal operation. The LGND and GND pins are not internally connected.
15	DIM1/CLK	I/O	Dimming Control of Channel 1	Control the ON/OFF of the current regulator of channel 1. This pin is internally pulled low by a 5-µA current. This pin also serves as a clock signal for latching input/output data of the COMM pin.
16	DIM2	I	Dimming Control of Channel 2	Control the ON/OFF of the current regulator of channel 2. This pin is internally pulled low by a 5-µA current.
17	PGND	G	Power Ground	Integrated MOSFET ground. Must be connected to the GND pin for normal operation. The PGND and GND pins are not internally connected.
18				
19	VCC	O	LDO Regulator Output	Nominally regulated to 5.5 V. Connect a capacitor of larger than 0.47 µF between the VCC and GND pins.
20	ILIM	I	Peak Current Limit Adjust	Connect an external resistor from the ILIM pin to the VCC pin reduces peak current limit. Connect the ILIM pin to the ground to obtain the maximum current limit.
DAP	DAP	—	Exposed Pad	Thermal connection pad. Connect to a ground plane.

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Input voltage	VIN, RT, VOUT to GND	-0.3	67	V
	SW to GND	-0.3	67	
	SW to GND (Transient)	-2 (<100 ns)		
Output voltage	ILIM to GND	-0.3	0.3	V
	FB to GND	-0.3	5	
	COMM, DIM1, DIM2, to GND	-0.3	6	
Junction temperature, T _J		150	150	°C
Storage temperature, T _{stg}		-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±750

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage, VIN		4.5	65	V
Operation temperature, T _A		-40	125	°C

7.4 Thermal Information

THERMAL METRIC⁽¹⁾		LM3492, LM3492-Q1	UNIT
		PWP (HTSSOP)	
		20 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	36.5	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	20.8	°C/W
R _{θJB}	Junction-to-board thermal resistance	17.5	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	0.5	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	17.4	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	2	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.5 Electrical Characteristics

over operating free-air temperature range, $V_{IN} = 12\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
START-UP REGULATOR (VCC PIN)					
V_{VCC}	Output voltage	$C_{VCC} = 0.47\text{ }\mu\text{F}$, no load	4.7	5.5	6.3
		$I_{VCC} = 2\text{ mA}$	4.7	5.5	6.3
V_{CC_UVLO}	VCC pin undervoltage lockout threshold (UVLO)	V_{VCC} increasing, $T_A = T_J = 25^\circ\text{C}$	3.56	3.78	4
$V_{CC_UVLO-HYS}$	VCC pin UVLO hysteresis	V_{VCC} decreasing	310		mV
I_{IN}	I_{IN} operating current	No switching, $V_{FB} = 0\text{ V}$	3.6	5.2	mA
I_{IN-SD}	I_{IN} operating current, device shutdown	$V_{EN} = 0\text{ V}$	30	95	μA
I_{VCC}	VCC pin current limit ⁽¹⁾	$V_{VCC} = 0\text{ V}$	18	30	mA
$V_{CC-VOUT}$	VCC pin output voltage when supplied by VOUT	$V_{IN} = \text{Open}$, $I_{VCC} = 1\text{ mA}$, $V_{OUT} = 18\text{ V}$, $T_A = T_J = 25^\circ\text{C}$	3.5	4.1	4.7
ENABLE INPUT					
V_{EN}	EN pin input threshold	V_{EN} rising	1.55	1.63	1.71
V_{EN-HYS}	EN pin threshold hysteresis	V_{EN} falling	194		mV
$I_{EN-SHUT}$	Enable pullup current at shutdown	$V_{EN} = 0\text{ V}$	2		μA
$I_{EN-OPER}$	Enable pullup current during operation	$V_{EN} = 2\text{ V}$	40		μA
CURRENT REGULATOR					
V_{IREF}	IREF pin voltage	$4.5\text{ V} \leq V_{IN} \leq 65\text{ V}$	1.231	1.256	1.281
V_{DHC50}	V_{IOUT} under DHC	$I_{OUT} = 50\text{ mA}$, $R_{IREF} = 25\text{ k}\Omega$	0.16	0.225	0.29
V_{DHC100}		$I_{OUT} = 100\text{ mA}$, $R_{IREF} = 12.5\text{ k}\Omega$	0.38	0.48	0.58
V_{DHC200}		$I_{OUT} = 200\text{ mA}$, $R_{IREF} = 6.25\text{ k}\Omega$	0.81	0.99	1.17
I_{OUT50}	Current output under DHC	$V_{IOUT} = V_{DHC50}$, $R_{IREF} = 25\text{ k}\Omega$, $T_A = T_J = 25^\circ\text{C}$	47.5	50	52.5
I_{OUT100}		$V_{IOUT} = V_{DHC50}$, $R_{IREF} = 25\text{ k}\Omega$	46.5	50	53.5
I_{OUT200}		$V_{IOUT} = V_{DHC100}$, $R_{IREF} = 12.5\text{ k}\Omega$, $T_A = T_J = 25^\circ\text{C}$	97	100	103
		$V_{IOUT} = V_{DHC100}$, $R_{IREF} = 12.5\text{ k}\Omega$	96	100	104
		$V_{IOUT} = V_{DHC200}$, $R_{IREF} = 6.25\text{ k}\Omega$, $T_A = T_J = 25^\circ\text{C}$	194	200	206
		$V_{IOUT} = V_{DHC200}$, $R_{IREF} = 6.25\text{ k}\Omega$	192	200	208
I_{OUTOFF}	Leakage at maximum work voltage	$V_{DIM} = 0$, $V_{IOUT} = 65\text{ V}$, $T_A = T_J = 25^\circ\text{C}$		5	μA
$V_{IOUT50-MIN}$	Minimum work voltage	$I_{OUT} = 50\text{ mA}$, $R_{IREF} = 25\text{ k}\Omega$, $I_{OUT} = 0.98 \times I_{OUT50}$, $T_A = T_J = 25^\circ\text{C}$		0.1	0.15
$V_{IOUT100-MIN}$		$I_{OUT} = 100\text{ mA}$, $R_{IREF} = 12.5\text{ k}\Omega$, $I_{OUT} = 0.98 \times I_{OUT100}$, $T_A = T_J = 25^\circ\text{C}$		0.2	0.35
$V_{IOUT200-MIN}$		$I_{OUT} = 200\text{ mA}$, $R_{IREF} = 6.25\text{ k}\Omega$, $I_{OUT} = 0.98 \times I_{OUT200}$, $T_A = T_J = 25^\circ\text{C}$		0.4	0.65
$V_{DIM-HIGH}$	DIM voltage HIGH		1.17		V
$V_{DIM-LOW}$	DIM voltage LOW			0.7	V
BOOST CONVERTER					
$I_{CDHC-SRC}$	CDHC pin source current	$V_{CDHC} = 1.6\text{ V}$, $V_{FB} = 3\text{ V}$, $V_{IOUT} = 0\text{ V}$, DIM = High		60	μA
$I_{CDHC-SINK}$	CDHC pin sink current	$V_{CDHC} = 1.6\text{ V}$, $V_{FB} = 3\text{ V}$, $V_{IOUT} = 3\text{ V}$, DIM = High		56	μA

(1) The VCC pin provides self bias for the internal gate drive and control circuits. Device thermal limitations limit external loading.







Electrical Characteristics (continued)

over operating free-air temperature range, $V_{IN} = 12$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{CDHC-LEAKAGE}$	CDHC pin leakage current $DIM = \text{Low}, V_{CDHC} = 2.6$ V, $T_A = T_J = 25^\circ\text{C}$		5	46	nA
I_{CL-MAX}	Integrated MOSFET peak current limit threshold	3.3	3.9	4.5	A
$I_{CL-HALF}$	Half integrated MOSFET peak current limit threshold	$R_{ILIM} = 11$ kΩ	2		A
$R_{DS(on)}$	Integrated MOSFET On-resistance	$I_{SW} = 500$ mA	0.19	0.43	Ω
$V_{FBTH-PWRGD}$	Power-Good FB pin threshold		2.25		V
I_{FB}	Feedback pin input current	$V_{FB} = 3$ V, $T_A = T_J = 25^\circ\text{C}$		1	μA
t_{ON}	ON timer pulse width	$V_{IN} = 12$ V, $V_{OUT} = 65$ V, $R_{RT} = 300$ kΩ	1460		ns
		$V_{IN} = 24$ V, $V_{OUT} = 32.5$ V, $R_{RT} = 300$ kΩ	800		
		$V_{IN} = 12$ V, $V_{OUT} = 65$ V, $R_{RT} = 100$ kΩ	550		
		$V_{IN} = 24$ V, $V_{OUT} = 32.5$ V, $R_{RT} = 100$ kΩ	350		
$t_{ON(min)ILIM}$	ON timer minimum pulse width at current limit		145		ns
t_{OFF}	OFF timer pulse width		145	350	ns
COMM PIN					
$V_{IOUT-OV}$	IOUT pin overvoltage threshold	COMM goes LOW during V_{IOUT} rising, other $V_{IOUT} = 1.2$ V	5.6	6.7	7.8
$V_{COMM-LOW}$	COMM pin at LOW	5 mA into COMM		0.7	V
$I_{LEAK-FAULT}$	COMM pin open leakage	$V_{COMM} = 5$ V		5	μA
THERMAL PROTECTION					
T_{OTM}	Overtemperature indication	T_J rising	135		°C
$T_{OTM-HYS}$	Overtemperature indication hysteresis	T_J falling	15		°C
T_{SD}	Thermal shutdown temperature	T_J rising	165		°C
T_{SD-HYS}	Thermal shutdown temperature hysteresis	T_J falling	20		°C

7.6 Typical Characteristics

Unless otherwise specified the following conditions apply: $T_J = 25^\circ\text{C}$, $V_{IN} = 12\text{ V}$ with configuration in typical application circuit for $I_{LED} = 200\text{ mA}$ shown in this data sheet.

Figure 1. Quiescent Current, I_{IN} vs V_{IN} Figure 2. V_{CC} vs I_{VCC} Figure 3. V_{CC} vs V_{IN} Figure 4. Switching Frequency, f_{SW} vs V_{IN} Figure 5. I_{LED} Regulation vs TemperatureFigure 6. $R_{DS(on)}$ vs Temperature

Typical Characteristics (continued)

Unless otherwise specified the following conditions apply: $T_J = 25^\circ\text{C}$, $V_{IN} = 12\text{ V}$ with configuration in typical application circuit for $I_{LED} = 200\text{ mA}$ shown in this data sheet.




Figure 7. Efficiency vs V_{IN} ($I_{LED} = 0.2\text{ A}$)




Figure 8. I_{LED} Regulation vs V_{IN} ($I_{LED} = 0.2\text{ A}$)




Figure 9. Power Up ($I_{LED} = 0.2\text{ A}$)




Figure 10. Enable Transient ($I_{LED} = 0.2\text{ A}$)




Figure 11. Steady-State Operation ($I_{LED} = 0.2\text{ A}$)






Figure 12. LED 50% Dimming ($I_{LED} = 0.2\text{ A}$, Dimming Frequency = 200 Hz)

Typical Characteristics (continued)

Unless otherwise specified the following conditions apply: $T_J = 25^\circ\text{C}$, $V_{IN} = 12\text{ V}$ with configuration in typical application circuit for $I_{LED} = 200\text{ mA}$ shown in this data sheet.



**Figure 13. 1000:1 LED Dimming ($I_{LED} = 0.2\text{ A}$,
Dimming Frequency = 200 Hz)**



**Figure 14. 300-ns LED Dimming Pulse Width ($I_{LED} = 0.2\text{ A}$,
Dimming frequency = 3.33 kHz)**

8 Detailed Description

8.1 Overview

The LM3492/-Q1 integrates a boost converter and a two-channel current regulator to implement a high efficient and cost effective LED driver for driving two individually dimmable LED strings with a maximum power of 15 W and an output voltage of up to 65 V. The boost converter provides power for the LED strings, and the current regulator controls the dimming of the LED strings individually. The LM3492/-Q1 integrates an N-channel MOSFET switch and a two-channel current regulator to minimize the component count and solution size.

The boost converter of the LM3492/-Q1 employs a Projected On-Time (POT) control method to determine the on-time of the MOSFET with respect to the input and output voltages and an external resistor R_{RT} . During the on-period, the boost inductor is charged up, and the output capacitor is discharged to provide power to the output. A cycle-by-cycle current limit (which is 3.9 A typically and programmable by an external resistor) is imposed on the MOSFET for protection. After the on-period, the MOSFET is turned off such that the boost inductor is discharged. The next on-period is started when the voltage of the FB pin is dropped below a threshold which is determined by Dynamic Headroom Control (DHC) and is ranged from 1.05 V to 2.5 V (DHC affects the threshold only when the DIM1 and/or DIM2 pins are high). The boost converter under POT control can maintain the switching frequency nearly constant so that the switching frequency depends on only R_{RT} (Figure 15). Also, POT control requires no compensation circuit and gives a fast transient response of the output voltage.





Figure 15. Switching Frequency

The two-channel current regulator of the LM3492/-Q1 is fast response so that it can allow very high contrast ratio (1000:1 at 3-kHz LED dimming frequency, minimum pulse width of the dimming signal is 300 ns). The two channels are dimmable individually. Channel 1 of the current regulator can be disabled by a digital command send through the COMM pin. In this case, the DIM1 pin can serve only as a clock signal for the data flow of the COMM pin. The power dissipated by the current regulator is adaptively minimized by Dynamic Headroom Control to maximize efficiency.

The LM3492/-Q1 can be applied in numerous applications like automotive LCD backlight panels. It can operate efficiently for inputs as high as 65 V. Diagnostic functions including power good indication, overtemperature indication, IOUT overvoltage and undervoltage indications facilitate the interface of the LM3492/-Q1 application circuit with external microprocessors (MCUs). The LM3492/-Q1 will not latch off and continue to operate in the presence of the indications. Other useful features include thermal shutdown, VCC undervoltage lockout, and precision enable. The LM3492/-Q1 is available in the thermally enhanced HTSSOP package.

8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

8.3 Feature Description

8.3.1 Switching Frequency

The boost converter of the LM3492-Q1 device employs a projected-on-time (POT) control method to determine the on-time period of the MOSFET with respect to the input and output voltages and an external resistor R_{RT} . During the on-time period, the boost inductor charges up, and the output capacitor discharges to provide power to the output. A cycle-by-cycle current limit (which is 3.9 A typically and programmable by an external resistor) protects the MOSFET. After the on-time period, the MOSFET turns off and boost inductor discharges. The next on-time period starts when the voltage of the FB pin drops below a threshold which is determined by *dynamic headroom control* (DHC) and operates from 1.05 V to 2 V. DHC affects the threshold when either the DIM1 pin is high or the DIM2 pin is high.

During POT control operation, the boost converter maintains switching at a nearly constant frequency. During most operating conditions, the switching frequency depends on mainly the value of R_{RT} (Figure 16) but may see some variation with changes in input or output voltage. Also, POT control operation requires no compensation circuit and offers fast transient response of the output voltage. Applications that require very wide input voltage or very wide output voltage ranges may see some variation in the switching frequency as shown in Figure 17 and Figure 18.

Feature Description (continued)




Figure 16. Switching Frequency vs RT Resistance




Figure 17. Switching Frequency vs Input Voltage




Figure 18. Switching Frequency vs Output Voltage

8.3.2 LDO Regulator

The LM3492/-Q1 device offers an integrated, 5.5-V, LDO regulator. For stability, connect an external capacitor C_{VCC} of more than 0.47- μF between the VCC and GND pins. The current limit of the LDO is typically 30 mA. The LDO regulator can be used to pullup the open-drain COMM pin with an external resistor, and sources current to the ILIM pin to adjust the current limit of the integrated MOSFET. When the voltage on the VCC pin (V_{CC}) is higher than the undervoltage lockout (UVLO) threshold of 3.78 V, the device becomes enabled and the CDHC pin sources a current to charge up an external capacitor (C_{CDHC}) to provide a soft-start function.

8.3.3 Enable and Disable

To enable the LM3492/-Q1 device, the voltage on the EN pin (V_{EN}) must be higher than an enable threshold of typically 1.63 V. If the voltage on the EN pin (V_{EN}) is lower than 1.43 V, the device shuts down. In this case, the LDO regulator turns off and the CDHC pin becomes internally grounded. The EN pin internally pulls up. After enable, a 40- μA current source pulls up the EN pin. If the EN pin is connected to low such that the device is shut down, the pullup current is reduced to 2 μA . These advantages allow the device to effectively avoid false disabling by noise during operation, and minimize power consumption during shutdown. The enable threshold is so precise that it can support a UVLO function for the input voltage as shown in [Figure 19](#). The input voltage can be connected to the EN pin through a resistor divider consisting of R_{EN1} and R_{EN2} . This circuitry ensures that the device operates after the input voltage reaches a minimum require value $V_{IN(EN)}$, as shown in [Equation 1](#).

Feature Description (continued)

$$V_{IN(EN)} = 1.63 \text{ V} \left(1 + R_{EN1}/R_{EN2}\right) \quad (1)$$

To maintain the V_{EN} level below the absolute maximum specification, place a Zener diode (D_{EN}) between the EN pin and GND pins.




Figure 19. Input Voltage UVLO Implemented by Precision Enable

After the EN pin is pulled low, the device performs the following functions:

- resets I_{OUT} overvoltage and undervoltage indications and the corresponding COMM bit pattern
- resumes the switching frequency tuning to the normal frequency
- resumes channel 1 of the current regulator if it is disabled

Pulling the EN pin low for a short period of approximately 200 ns achieves these same functions with little or no effect on the operation of the boost converter and the current regulator.

8.3.4 Current Limit

The current limit (I_{CL}) of the integrated MOSFET of the LM3492/-Q1 device provides a cycle-by-cycle current limit for protection. This limit can be decreased by injecting a small signal current, I_{ILIM} into the ILIM pin. The relationship between I_{CL} and I_{ILIM} is described in [Equation 2](#).

$$I_{CL} = I_{CL(max)} - 4290 \times I_{ILIM}$$

where

- $I_{CL(max)}$ is the maximum current limit (3.9 A typical) (2)

As shown in [Figure 20](#), create current limit functionality by connecting a resistor (R_{ILIM}) between the VCC pin and the ILIM pin. The typical voltage on the ILIM pin is 0.7 V. To obtain the maximum current limit, connect the ILIM pin to ground.




Figure 20. Programmable Current Limit

Feature Description (continued)

8.3.5 Thermal Protection

An internal thermal shutdown circuit provides thermal protection. The circuit activates at 165°C (typically) to disable the LM3492/-Q1 device. In this case, the LDO regulator turns off and the CDHC pin becomes internally grounded. Thermal protection helps prevent catastrophic failures from accidental device overheating. When the junction temperature of the device drops below 145°C (typical hysteresis = 20°C), the device resumes normal operation.

8.3.6 Dynamic Headroom Control, Over-Ride, and Soft-Start

The LM3492/-Q1 device uses dynamic headroom control (DHC) to adjust the output voltage (V_{OUT}) of the boost converter to reduce the power loss of the current regulator and thereby maximize efficiency. To understand this control function, consider $V_{LED,n}$ the forward voltage of an LED string connecting to the I_{OUTn} pin and $V_{IOUT,n}$ as the voltage of the I_{OUTn} pin (where n is 1, 2 for channels 1, 2 of the current regulator). $V_{LED,n}$ normally and gradually decreases (in terms of minutes) as a result of the rise of the LED die temperature during operation. The DHC adjusts the output voltage (V_{OUT}) by adjusting a threshold that is reflected in the voltage of the FB pin with reference to $V_{IOUT,n}$, (the difference between V_{OUT} and $V_{LED,n}$). The capacitor C_{CDHC} sets the sensitivity of DHC, which affects the response time on adjusting V_{OUT} . If the capacitance value of C_{CDHC} is small, V_{OUT} is more sensitive to the variation of $V_{LED,n}$.

The C_{CDHC} capacitor acts to control the soft-start functionality. During the start-up period, the voltage of the CDHC pin rises from 0 V to 2.25 V at a rate that depends on the value of the C_{CDHC} capacitor. This limitation ensures that the voltage of the FB pin (as well as the output voltage) ramps up in a controlled manner, and effectively implements a soft-start function.

An internal switch grounds the CDHC pin during any of the following cases:

- V_{VCC} is below the VCC UVLO threshold
- a thermal shutdown occurs
- the EN pin is pulled low

The CDHC pin cannot be connected to the ground externally.

8.3.7 Current Regulator

The LM3492/-Q1 device integrates a two-channel current regulator for controlling the current of two LED strings. The two LED strings dim individually by applying individual dimming signals to the DIM1 and DIM2 pins for LED strings 1 and 2, which are connected from the V_{OUT} pin to the I_{OUT1} and I_{OUT2} pins. The device pulls the DIM1 and DIM2 pins low internally. The lowest contrast ratio is 1000:1. The finest pulse width of the dimming signal for the DIM1 and DIM2 pins is 300 ns.

The device sets the current of an LED string (I_{LED}) from 50 mA to 200 mA by using an external resistor R_{IREF} connected between the IREF pin and ground. [Figure 21](#) describes the relationship between I_{LED} and R_{IREF} . The two channels of the current regulator can work in parallel for only one LED string by connecting the I_{OUT1} and I_{OUT2} pins together to provide an LED current of up to 400 mA. In this case, connect the DIM1 and DIM2 pins together.

Feature Description (continued)




Figure 21. LED Current vs Current Reference Resistance (R_{IREF})




Figure 22. Over-Power Protection

If the voltage on the IOUT_n ($n = 1, 2$) pin is higher than 24 V when channel n is on, the regulated current of channel n reduces linearly if the voltage further increases (as shown in Figure 22). The regulated current of another channel is not affected. This over-power protection feature avoids damaging the current regulator owing to the shorting of many LEDs in one string.

8.3.8 Output Voltage Feedback

The device feeds the output voltage back to the FB pin through a feedback circuit consisting of R_{FB1}, R_{FB2}, and C_{FB} as shown in Figure 23. To assist the feedback functionality, maintain a value of 10 pF for C_{FB}. The DC component of the output voltage feedback uses R_{FB1} and R_{FB2}. The voltage of the FB pin V_{FB} can be adjusted by DHC. When V_{FB} reaches V_{FB-OVP}, the maximum output voltage of the boost converter V_{OUT(max)} reaches its maximum, as shown in Equation 3.

$$V_{OUT(max)} = 2.5 \text{ V} \left(1 + R_{FB1}/R_{FB2}\right) \quad (3)$$

During DHC operation, maintain the output voltage at a nominal voltage but not the maximum. The nominal output voltage (V_{OUT(nom)}) is described in Equation 4.

$$V_{OUT(nom)} = \max(V_{LED,n} + V_{IOUT,n}), n = 1, 2$$

where

- V_{LED,n} is the forward voltage of LED string n
 - V_{IOUT,n} is the voltage of the IOUT_n pin, where n is 1, 2 for channels 1, 2 of the current regulator)
- (4)

The minimum value of V_{IOUT,n} is approximately $5 \Omega \times I_{LED}$. The nominal voltage of the FB pin (V_{FB(nom)}) is recommended to be from 1.05 V to 2 V. Equation 5 describes the relation between V_{OUT(max)}, V_{OUT(nom)}, and V_{FB(nom)}:

$$V_{OUT(max)} = V_{OUT(nom)} \times 2.5 \text{ V} / V_{FB(nom)} \quad (5)$$




Figure 23. Output Voltage Feedback Circuit

Feature Description (continued)

8.3.9 Bidirectional Communication Pin

The COMM pin of the LM3492/-Q1 device is an open-drain bidirectional I/O pin for interfacing with an external MCU for the following functions:

- power-good indication
- overtemperature indication
- output current overvoltage and undervoltage indications
- switching frequency tuning
- channel 1 disabling

Except for the power good indication and the overtemperature alerts, all data flow through the COMM pin is serial and is latched by the falling edge of the signal applying to the DIM1 pin, even when channel 1 of the current regulator is disabled. If the DIM1 pin remains only low or only high, either by an external circuit or by allowing it to open and pull low internally, data does not flow. [Figure 24](#) and [Figure 25](#) show timing diagrams of reading and writing a bit from and to the device through the COMM pin.

Pull up the COMM pin by an MCU I/O pin, which has pullup capability, or an external resistor R_{COMM} connected to the VCC pin. Without this capability, the voltage of the COMM pin remains at zero. The rise time of the output signal of the COMM pin depends on the pullup power. If the rise time is long (R_{COMM} is too large or pullup power from the connecting MCU I/O pin is too weak), data may be ready after a longer duration after the falling edge. In this case, the design requires a longer delay between the falling edge latching and the (input or output) bit.




Figure 24. Read from the COMM Pin




Figure 25. Write to the COMM Pin

8.3.9.1 Power-Good Indication

Upon start-up, the COMM pin reads low. The output voltage of the boost converter of the LM3492/-Q1 device rises until the voltage on the FB pin (V_{FB}) reaches 2.25 V, when the COMM pin reads high to indicate power-good. The power-good indication and the signal applied on the DIM1 pin are independent.

8.3.9.2 Overtemperature Indication

If the junction temperature of the LM3492/-Q1 device reaches 135°C, the COMM pin reads low, showing an overtemperature indication. The external MCU considers to either turn off or reduce the brightness of the LED strings to prevent overtemperature. The overtemperature indication and the signal applied on the DIM1 pin are independent. The COMM pin reads high if the junction temperature falls below 120°C. The device does not latch off and continues to operate in the presence of the overtemperature indication.

Feature Description (continued)

8.3.9.3 Output Current Undervoltage Indication

The LM3492/-Q1 device gives an IOUTn ($n = 1, 2$) undervoltage indication if the voltage of the IOUTn pin when DIMn is high is lower than its minimum required voltage which can regulate I_{LED} , and the voltage of the CDHC pin reaches its maximum. These conditions remain while the device applies 508 consecutive dimming signals on the DIMn pin. This means that the current of the LED string n does not reach the regulation value. In most cases, the IOUT undervoltage indication can be regarded as an open fault of the LED string n. A bit pattern (see [Table 1](#)) can be read from the COMM pin. The device does not latch off and continues to operate in the presence of the IOUT undervoltage indication.

8.3.9.4 Switching Frequency Tuning

After power good, the switching frequency (f_{SW}) of the LM3492/-Q1 device can be tuned down 20% or 40%, or resume normal by writing commands (refer to [Table 2](#)) to the COMM pin. This functionality helps avoid interfering some sensitive devices, for example radios, working nearby the device. Upon reset, the switching frequency (f_{SW}) of the device resumes normal by default. In the presence of an overtemperature indication or any COMM bit pattern, no command can be written to the device.

8.4 Device Functional Modes

There are no additional functional modes for this device.

8.5 Programming

8.5.1 Output Current Overvoltage Indication

The LM3492/-Q1 device gives an IOUTn ($n = 1, 2$) overvoltage indication if the voltage of the IOUTn pin when DIMn is higher than a threshold of typically 6.5 V. These conditions remain while the device applies 508 consecutive dimming signals on the DIMn pin. The IOUT overvoltage indication can be regarded as a short fault of the LED string n except the following two cases:

- powering up the device at a very low dimming ratio such that V_{OUT} maintains at a maximum and DHC is not fast enough to reduce V_{OUT}
- during DHC override condition, a bit pattern (see [Table 1](#)) can be read from the COMM pin

The device does not latch off and continues to operate in the presence of the IOUT overvoltage indication.

Table 1. COMM Indication Bit Patterns

CONDITION	PIN	BIT PATTERN
Overvoltage	IOUT1	0001
	IOUT2	0011
Undervoltage	IOUT1	0101
	IOUT2	0111

8.5.2 COMM Pin Bit Pattern

[Table 1](#) summarizes all COMM bit patterns of output current overvoltage and undervoltage indications. An existing COMM bit pattern is cleared if one of the following condition occurs:

- the LM3492/-Q1 device is shut down
- the LM3492/-Q1 device is disabled by pulling the EN pin low
- the overtemperature indication is appearing

Apply the clock signal on both DIM1 and DIM2 pins when the COMM bit pattern is read by an external MCU. Before reading the COMM bit pattern, pull the EN pin low for approximately 200 ns to reset the COMM bit pattern. This situation does not affect the operation of the boost converter and the current regulator. After EN is reset, if the IOUT overvoltage or undervoltage condition lasts for 508 consecutive clock cycles, the COMM pin sends the COMM bit pattern for the MCU to read.

In case of overtemperature, the device pulls the COMM pin low to give an overtemperature indication overriding any other pattern. After the overtemperature indication disappears, the COMM bit pattern appears before the overtemperature indication appears again.

8.5.3 Channel 1 Disable

After a power good verification, channel 1 of the current regulator can be disabled by writing a command (see [Table 2](#)) to the COMM pin. If LED string 1 is malfunctioning, channel 1 can be disabled and the signal applied on the DIM1 pin can serve as only a clock signal for the data flow of the COMM pin. Channel 1 is by default enabled after reset. If the overtemperature indication or any COMM bit pattern has already presented, no command can be written to the LM3492/-Q1 device.

Table 2. Channel Control Commands

COMMAND	BIT PATTERN
f _{SW} resume normal	1111 0111 0111 0111
f _{SW} tune down by 20%	1111 0001 0001 0001
f _{SW} tune down by 40%	1111 0011 0011 0011
Channel 1 disable	1111 0101 0101 0101

9 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The LM3492/-Q1 device is ideal for automotive and marine GPS display and applications that require a high contrast ratio.

9.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 26. Typical Application Schematic

9.2.1 Design Requirements

The following procedures are to design an LED driver using the LM3492/-Q1 with an input voltage ranged from 9 V to 24 V and two LED strings consists of 10 LEDs each with a forward voltage of 3.8 V for each LED when running at 200 mA. The output power is 15.2 W. The switching frequency f_{SW} is designed to be 300 kHz.

$$I_{L1(\text{PEAK})} = I_{L1} + I_{LR} / 2 \quad (6)$$

9.2.2 Detailed Design Procedure

9.2.2.1 R_{FB1}, R_{FB2}, and C_{FB}

The nominal voltage of the LED string with 10 LEDs is 38 V, and the minimum voltage of the IOUT_n pin (n = 1, 2) is 1 V when I_{LED} is 200 mA. As a result, V_{OUT(nom)} is 39 V. Design V_{OUT(max)} to be 65 V. From [Equation 5](#), V_{FB(nom)} is approximately 1.5 V, which falls in the recommended operation range from 1.05 V to 2 V. Also, design R_{FB2} to be 16.2 kΩ. From [Equation 3](#), R_{FB1} is calculated to be 405 kΩ, and a standard resistor value of 402 kΩ is selected. C_{FB} is selected to be 10 pF as recommended.

Typical Application (continued)

9.2.2.2 L_1

The main parameter affected by the inductor is the peak to peak inductor current ripple (I_{LR}). To maintain a continuous conduction mode (CCM) operation, ensure that the average inductor current I_{L1} is larger than half of I_{LR} . For a boost converter, I_{L1} equals to the input current I_{IN} . Hence,

$$I_{IN} = (V_{OUT(nom)} \times 2 \times I_{LED}) / V_{IN} \quad (7)$$

Also,

$$t_{on} = (1 - V_{IN}/V_{OUT}) / f_{sw} \quad (8)$$

$$L_1 = (V_{IN} \times t_{on}) / 2I_{IN} \quad (9)$$

If V_{IN} is maximum, which is 24 V in this example, and only one LED string is turned on (because the two channels of the device are individually dimmable), I_{IN} is minimum. From [Equation 7](#) to [Equation 9](#), it can be calculated that $I_{IN(MIN)}$, t_{on} , and L_1 are 0.325 A, 1.28 μ s, and 47 μ H. However, from [Equation 7](#), I_{IN} is maximum when V_{IN} is minimum, which is 9 V in this example, and the two LED strings are turned on together. Hence $I_{IN(max)}$ is 1.73 A. Then, I_{LR} is

$$I_{LR} = (V_{IN} \times t_{on}) / L_1 \quad (10)$$

From [Equation 8](#), t_{on} is 2.56 μ s. From (9), I_{LR} is 0.49 A. The steady-state peak inductor current $I_{L1(Peak)}$ is

$$I_{L1(Peak)} = I_{L1} + I_{LR} / 2 \quad (11)$$

As a result, $I_{L1(Peak)}$ is 1.98 A. A standard value of 47 μ H is selected for L_1 , and its saturation current is larger than 1.98 A.

9.2.2.3 D_1

The selection of the boost diode D_1 depends on two factors. The first factor is the reverse voltage, which equals to V_{OUT} for a boost converter. The second factor is the peak diode current at the steady state, which equals to the peak inductor current as shown in [Equation 11](#). In this example, a 100-V, 3-A Schottky diode is selected.

9.2.2.4 C_{IN} and C_{OUT}

The function of the input capacitor C_{IN} and the output capacitor C_{OUT} is to reduce the input and output voltage ripples. Experimentation is usually necessary to determine their value. The rated DC voltage of capacitors used should be higher than the maximum DC voltage applied. Owing to the concern of product lifetime, TI recommends ceramic capacitors. But ceramic capacitors with high rated DC voltage and high capacitance are rare in general. Multiple capacitors connecting in parallel can be used for C_{IN} and C_{OUT} . In this example, two 10- μ F ceramic capacitor are used for C_{IN} , and two 2.2- μ F ceramic capacitor are used for C_{OUT} .

9.2.2.5 C_{VCC}

The capacitor on the VCC pin provides noise filtering and stabilizes the LDO regulator. It also prevents false triggering of the VCC UVLO. C_{VCC} is recommended to be a 1- μ F, good quality and low ESR ceramic capacitor.

9.2.2.6 C_{CDHC}

The capacitor at the CDHC pin not only affects the sensitivity of the DHC but also determines the soft-start time t_{SS} , the time for the output voltage to rise until power good. t_{SS} is determined from the following equation:

$$t_{SS} = \frac{C_{CDHC} \times 2.25V}{120 \mu A} \quad (12)$$

In this example, C_{CDHC} is recommended to be a 0.47- μ F good quality and low ESR ceramic capacitor.

9.2.2.7 R_{RT} and R_{IREF}

The resistors R_{RT} and R_{IREF} set the switching frequency f_{sw} of the boost converter and the LED current I_{LED} respectively. From [Figure 16](#), if f_{sw} is 300 kHz, R_{RT} is selected to be 442 k Ω . From [Figure 21](#), if I_{LED} is 200 mA, R_{IREF} is selected to be 6.19 k Ω .

Typical Application (continued)

9.2.2.8 R_{COMM}

Because the COMM pin is open drain, a resistor R_{COMM} of 52.3 k Ω is used to connect the VCC and COMM pins to act as a pullup function.

9.2.3 Application Curve




Figure 27. LED 50% Dimming, Both Channels Combined
 $(V_{IN} = 12\text{ V}, I_{LED} = 150\text{ mA}, 200\text{ Hz})$

10 Power Supply Recommendations

Use a DC output power supply with a maximum output voltage capability greater than the maximum input voltage for the application. The current rating of the supply should be greater than the maximum input current required by the application.

11 Layout

11.1 Layout Guidelines

The layout of the printed-circuit board is critical to optimize the performance of the LM3492/Q1 device application circuit. In general, external components should be placed as close to the device and each other as possible to make copper traces short and direct. In particular, components of the boost converter C_{IN} , L_1 , D_1 , C_{OUT} , and the LM3492/Q1 device should be closed. Also, the output feedback capacitor C_{FB} should be closed to the output capacitor C_{OUT} . The ground plane connecting the GND, PGND, and LGND pins and the exposed pad of the device and the ground connection of the C_{IN} and C_{OUT} should be placed on the same copper layer.

Good heat dissipation helps optimize the performance of the device. The ground plane should be used to connect the exposed pad of the device, which is internally connected to the device die substrate. The area of the ground plane should be extended as much as possible on the same copper layer around the device. Using numerous vias beneath the exposed pad to dissipate heat of the device to another copper layer is also a good practice.

11.2 Layout Example




Figure 28. Layout Recommendation

12 デバイスおよびドキュメントのサポート

12.1 ドキュメントのサポート

関連資料については、以下を参照してください。

- 『AN-1656 スイッチングLEDドライバの設計の課題』(SNVA253)
- 『AN-2192 LM3492 AR111アプリケーション用の12VAC、7W LEDドライバ』(SNOA568)
- 『AN-2056 LM3492評価ボードのリファレンス・デザイン』(SNVA438)

12.1.1 関連資料

12.2 関連リンク

次の表に、クリック・アクセス・リンクを示します。カテゴリには、技術資料、サポートおよびコミュニティ・リソース、ツールとソフトウェア、およびサンプル注文またはご購入へのクリック・アクセスが含まれます。

表 3. 関連リンク

製品	プロダクト・フォルダ	サンプルとご購入	技術資料	ツールとソフトウェア	サポートとコミュニティ
LM3492	ここをクリック				
LM3492-Q1	ここをクリック				

12.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

12.4 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™オンライン・コミュニティ *TIのE2E (Engineer-to-Engineer)* コミュニティ。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイディアを検討して、問題解決に役立てることができます。

設計サポート *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

12.5 商標

PowerPAD, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

12.6 静電気放電に関する注意事項

 これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

12.7 Glossary

[SLYZ022 — TI Glossary](#).

This glossary lists and explains terms, acronyms, and definitions.

13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあります。ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM3492MH/NOPB	ACTIVE	HTSSOP	PWP	20	73	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LM3492 MH	Samples
LM3492MHX/NOPB	ACTIVE	HTSSOP	PWP	20	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LM3492 MH	Samples
LM3492QMH/NOPB	ACTIVE	HTSSOP	PWP	20	73	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LM3492 QMH	Samples
LM3492QMHX/NOPB	ACTIVE	HTSSOP	PWP	20	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LM3492 QMH	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com



PACKAGE OPTION ADDENDUM

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION




A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM3492MHX/NOPB	HTSSOP	PWP	20	2500	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
LM3492QMHX/NOPB	HTSSOP	PWP	20	2500	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM3492MHX/NOPB	HTSSOP	PWP	20	2500	356.0	356.0	35.0
LM3492QMHX/NOPB	HTSSOP	PWP	20	2500	367.0	367.0	35.0

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μ m)	B (mm)
LM3492MH/NOPB	PWP	HTSSOP	20	73	495	8	2514.6	4.06
LM3492QMH/NOPB	PWP	HTSSOP	20	73	495	8	2514.6	4.06

MECHANICAL DATA

PWP0020A



重要なお知らせと免責事項

TIは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Webツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の默示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または默示的にかわらず拒否します。

これらのリソースは、TI製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1)お客様のアプリケーションに適したTI製品の選定、(2)お客様のアプリケーションの設計、検証、試験、(3)お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているTI製品を使用するアプリケーションの開発の目的でのみ、TIはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TIや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TIおよびその代理人を完全に補償するものとし、TIは一切の責任を拒否します。

TIの製品は、[TIの販売条件](#)、または[ti.com](#)やかかるTI製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TIがこれらのリソースを提供することは、適用されるTIの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated