

## SN74AHCT08Q-Q1 車載対応、クワッド、2 入力、正論理 AND ゲート

### 1 特長

- 車載アプリケーション認定済み
- EPIC™ (enhanced-performance implanted CMOS) プロセス
- 入力は TTL 電圧互換
- JESD 17 準拠で 250mA 超のラッチアップ性能

### 2 アプリケーション

- パワー・グッド信号の結合
- イネーブル信号の結合


### 3 概要

SN74AHCT08Q-Q1 デバイスは、クワッド 2 入力正論理 AND ゲートです。これらのデバイスは、ブール関数  $Y = A \times B$  or  $Y = \overline{A + B}$  を正論理で実行します。

#### パッケージ情報

| 部品番号           | パッケージ <sup>(1)</sup> | パッケージサイズ <sup>(2)</sup> | 本体サイズ <sup>(3)</sup> |
|----------------|----------------------|-------------------------|----------------------|
| SN74AHCT08Q-Q1 | D (SOIC, 14)         | 8.65mm × 6mm            | 8.65mm × 3.91mm      |
|                | PW (TSSOP, 14)       | 5.00mm × 6.4mm          | 5.00mm × 4.40mm      |
|                | BQA (WQFN, 14)       | 3.00mm × 2.50mm         | 3.00mm × 2.50mm      |

- (1) 詳細については、[セクション 11](#) を参照してください。
- (2) パッケージサイズ (長さ × 幅) は公称値であり、該当する場合はピンも含まれます。
- (3) 本体サイズ (長さ×幅) は公称値であり、ピンは含まれません。



概略回路図

## Table of Contents

|                                                                             |          |                                                                  |           |
|-----------------------------------------------------------------------------|----------|------------------------------------------------------------------|-----------|
| <b>1 特長</b> .....                                                           | <b>1</b> | 7.3 Feature Description.....                                     | <b>8</b>  |
| <b>2 アプリケーション</b> .....                                                     | <b>1</b> | 7.4 Device Functional Modes.....                                 | <b>8</b>  |
| <b>3 概要</b> .....                                                           | <b>1</b> | <b>8 Application and Implementation</b> .....                    | <b>9</b>  |
| <b>4 Pin Configuration and Functions</b> .....                              | <b>3</b> | 8.1 Application Information.....                                 | <b>9</b>  |
| <b>5 Specifications</b> .....                                               | <b>4</b> | 8.2 Typical Application.....                                     | <b>9</b>  |
| 5.1 Absolute Maximum Ratings.....                                           | <b>4</b> | 8.3 Power Supply Recommendations.....                            | <b>10</b> |
| 5.2 ESD Ratings.....                                                        | <b>4</b> | 8.4 Layout.....                                                  | <b>10</b> |
| 5.3 Recommended Operating Conditions.....                                   | <b>4</b> | <b>9 Device and Documentation Support</b> .....                  | <b>11</b> |
| 5.4 Thermal Information.....                                                | <b>5</b> | 9.1 Documentation Support (Analog).....                          | <b>11</b> |
| 5.5 Electrical Characteristics.....                                         | <b>5</b> | 9.2 ドキュメントの更新通知を受け取る方法.....                                      | <b>11</b> |
| 5.6 Switching Characteristics, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ ..... | <b>5</b> | 9.3 サポート・リソース.....                                               | <b>11</b> |
| 5.7 Noise Characteristics.....                                              | <b>5</b> | 9.4 Trademarks.....                                              | <b>11</b> |
| 5.8 Operating Characteristics.....                                          | <b>6</b> | 9.5 静電気放電に関する注意事項.....                                           | <b>11</b> |
| 5.9 Typical Characteristics.....                                            | <b>6</b> | 9.6 用語集.....                                                     | <b>11</b> |
| <b>6 Parameter Measurement Information</b> .....                            | <b>7</b> | <b>10 Revision History</b> .....                                 | <b>11</b> |
| <b>7 Detailed Description</b> .....                                         | <b>8</b> | <b>11 Mechanical, Packaging, and Orderable Information</b> ..... | <b>12</b> |
| 7.1 Overview.....                                                           | <b>8</b> |                                                                  |           |
| 7.2 Functional Block Diagram.....                                           | <b>8</b> |                                                                  |           |

## 4 Pin Configuration and Functions




図 4-1. D or PW Package, 14-Pin SOIC or TSSOP (Top View)




図 4-2. BQA (Preview) Package, 14-Pin WQFN (Top View)

表 4-1. Pin Functions

| PIN                        |     | TYPE   | DESCRIPTION                                                                                            |
|----------------------------|-----|--------|--------------------------------------------------------------------------------------------------------|
| NAME                       | NO. |        |                                                                                                        |
| 1A                         | 1   | Input  | Channel 1, Input A                                                                                     |
| 1B                         | 2   | Input  | Channel 1, Input B                                                                                     |
| 1Y                         | 3   | Output | Channel 1, Output Y                                                                                    |
| 2A                         | 4   | Input  | Channel 2, Input A                                                                                     |
| 2B                         | 5   | Input  | Channel 2, Input B                                                                                     |
| 2Y                         | 6   | Output | Channel 2, Output Y                                                                                    |
| GND                        | 7   | —      | Ground                                                                                                 |
| 3Y                         | 8   | Output | Channel 3, Output Y                                                                                    |
| 3A                         | 9   | Input  | Channel 3, Input A                                                                                     |
| 3B                         | 10  | Input  | Channel 3, Input B                                                                                     |
| 4Y                         | 11  | Output | Channel 4, Output Y                                                                                    |
| 4A                         | 12  | Input  | Channel 4, Input A                                                                                     |
| 4B                         | 13  | Input  | Channel 4, Input B                                                                                     |
| V <sub>CC</sub>            | 14  | —      | Positive Supply                                                                                        |
| Thermal Pad <sup>(1)</sup> |     | —      | The thermal pad can be connected to GND or left floating. Do not connect to any other signal or supply |

(1) BQA package only.

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|           |                                            | MIN                         | MAX            | UNIT |
|-----------|--------------------------------------------|-----------------------------|----------------|------|
| $V_{CC}$  | Supply voltage range                       | −0.5                        | 7              | V    |
| $V_I$     | Input voltage range <sup>(2)</sup>         | −0.5                        | 7              | V    |
| $V_O$     | Output voltage range <sup>(2)</sup>        | −0.5                        | $V_{CC} + 0.5$ | V    |
| $I_{IK}$  | Input clamp current                        | $V_I < 0$                   | −20            | mA   |
| $I_{OK}$  | Output clamp current                       | $V_O < 0$ or $V_O > V_{CC}$ | ±20            | mA   |
| $I_O$     | Continuous output current                  | $V_O = 0$ to $V_{CC}$       | ±25            | mA   |
|           | Continuous current through $V_{CC}$ or GND |                             | ±50            | mA   |
| $T_{stg}$ | Storage temperature range                  | −65                         | 150            | °C   |

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

### 5.2 ESD Ratings

|                                     |                                                                                        | VALUE | UNIT |
|-------------------------------------|----------------------------------------------------------------------------------------|-------|------|
| $V_{(ESD)}$ Electrostatic discharge | Human body model (HBM), per AEC Q100-002 HBM ESD Classification Level 2 <sup>(1)</sup> | ±2000 | V    |
|                                     | Charged device model (CDM), per AEC Q100-011 CDM ESD Classification Level C4B          | ±1000 |      |

- (1) AEC Q100-002 indicate that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification

### 5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|                     |                                    | MIN | MAX      | UNIT |
|---------------------|------------------------------------|-----|----------|------|
| $V_{CC}$            | Supply voltage                     | 4.5 | 5.5      | V    |
| $V_{IH}$            | High-level input voltage           | 2   |          | V    |
| $V_{IL}$            | Low-level input voltage            |     | 0.8      | V    |
| $V_I$               | Input voltage                      | 0   | 5.5      | V    |
| $V_O$               | Output voltage                     | 0   | $V_{CC}$ | V    |
| $I_{OH}$            | High-level output current          |     | −8       | mA   |
| $I_{OL}$            | Low-level output current           |     | 8        | mA   |
| $\Delta t/\Delta v$ | Input transition rise or fall rate |     | 20       | ns/V |
| $T_A$               | Operating free-air temperature     | −40 | 125      | °C   |

- (1) All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI Application Report, [Implications of Slow or Floating CMOS Inputs](#)

## 5.4 Thermal Information

| THERMAL METRIC <sup>(1)</sup>                           | SN74AHCT08Q-Q1 |               |               | UNIT |
|---------------------------------------------------------|----------------|---------------|---------------|------|
|                                                         | D<br>(SOIC)    | PW<br>(TSSOP) | BQA<br>(WQFN) |      |
|                                                         | 14 PINS        | 14 PINS       | 14 PINS       |      |
| R <sub>θJA</sub> Junction-to-ambient thermal resistance | 124.6          | 113           | 88.3          | °C/W |

(1) For more information about traditional and new thermal metrics, see the [IC Package Thermal Metrics](#)

## 5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER                       | TEST CONDITIONS                                               | V <sub>CC</sub> | T <sub>A</sub> = 25°C |     |      | -40°C to 125°C |      | UNIT |
|---------------------------------|---------------------------------------------------------------|-----------------|-----------------------|-----|------|----------------|------|------|
|                                 |                                                               |                 | MIN                   | TYP | MAX  | MIN            | MAX  |      |
| V <sub>OH</sub>                 | I <sub>OH</sub> = -50 μA                                      | 4.5 V           | 4.4                   | 4.5 |      | 4.4            |      | V    |
|                                 | I <sub>OH</sub> = -8 mA                                       |                 | 3.94                  |     |      | 3.8            |      |      |
| V <sub>OL</sub>                 | I <sub>OL</sub> = 50 μA                                       | 4.5 V           |                       |     | 0.1  |                | 0.1  | V    |
|                                 | I <sub>OL</sub> = 8 mA                                        |                 |                       |     | 0.36 |                | 0.44 |      |
| I <sub>I</sub>                  | V <sub>I</sub> = 5.5 V or GND                                 | 0 V to 5.5 V    |                       |     | ±0.1 |                | ±1   | μA   |
| I <sub>CC</sub>                 | V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0   | 5.5 V           |                       |     | 2    |                | 20   | μA   |
| ΔI <sub>CC</sub> <sup>(1)</sup> | One input at 3.4 V,<br>Other inputs at V <sub>CC</sub> or GND | 5.5 V           |                       |     | 1.35 |                | 1.5  | mA   |
| C <sub>i</sub>                  | V <sub>I</sub> = V <sub>CC</sub> or GND                       | 5 V             |                       | 4   | 10   |                | 10   | pF   |

(1) This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or V<sub>CC</sub>.

## 5.6 Switching Characteristics, V<sub>CC</sub> = 5 V ± 0.5 V

over recommended operating free-air temperature range (unless otherwise noted) (see [Figure 6-1](#))

| PARAMETER        | FROM<br>(INPUT) | TO<br>(OUTPUT) | LOAD<br>CAPACITANCE    | T <sub>A</sub> = 25°C |     |     | -40°C to 125°C |     | UNIT |
|------------------|-----------------|----------------|------------------------|-----------------------|-----|-----|----------------|-----|------|
|                  |                 |                |                        | MIN                   | TYP | MAX | MIN            | MAX |      |
| t <sub>PLH</sub> | A or B          | Y              | C <sub>L</sub> = 15 pF |                       | 5   | 6.9 | 1              | 8   | ns   |
| t <sub>PHL</sub> |                 |                |                        |                       | 5   | 6.9 | 1              | 8   |      |
| t <sub>PLH</sub> | A or B          | Y              | C <sub>L</sub> = 50 pF |                       | 5.5 | 7.9 | 1              | 9   | ns   |
| t <sub>PHL</sub> |                 |                |                        |                       | 5.5 | 7.9 | 1              | 9   |      |

## 5.7 Noise Characteristics

V<sub>CC</sub> = 5 V, C<sub>L</sub> = 50 pF, T<sub>A</sub> = 25°C<sup>(1)</sup>

| PARAMETER          |                                               | SN74AHCT08Q-Q1 |      |      | UNIT |
|--------------------|-----------------------------------------------|----------------|------|------|------|
|                    |                                               | MIN            | TYP  | MAX  |      |
| V <sub>OL(P)</sub> | Quiet output, maximum dynamic V <sub>OL</sub> |                | 0.4  | 0.8  | V    |
| V <sub>OL(V)</sub> | Quiet output, minimum dynamic V <sub>OL</sub> |                | -0.4 | -0.8 | V    |
| V <sub>OH(V)</sub> | Quiet output, minimum dynamic V <sub>OH</sub> | 4.4            |      |      | V    |
| V <sub>IH(D)</sub> | High-level dynamic input voltage              | 2              |      |      | V    |
| V <sub>IL(D)</sub> | Low-level dynamic input voltage               |                |      | 0.8  | V    |

(1) Characteristics are for surface-mount packages only.

## 5.8 Operating Characteristics

$V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

| PARAMETER |                               | TEST CONDITIONS             | TYP | UNIT |
|-----------|-------------------------------|-----------------------------|-----|------|
| $C_{pd}$  | Power dissipation capacitance | No load, $f = 1\text{ MHz}$ | 18  | pF   |

## 5.9 Typical Characteristics









図 5-1. TPD vs Temperature

## 6 Parameter Measurement Information



- NOTES: A.  $C_L$  includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 1\text{ MHz}$ ,  $Z_O = 50\text{ }\Omega$ ,  $t_r \leq 3\text{ ns}$ ,  $t_f \leq 3\text{ ns}$ .
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

图 6-1. Load Circuit and Voltage Waveforms

## 7 Detailed Description

### 7.1 Overview

The SN74AHCT08Q-Q1 devices are quadruple 2-input positive-AND gates with low drive that will produce slow rise and fall times. This slow transition reduces ringing on the output signal. The device has TTL inputs that allow up translation from 3.3 V to 5 V. The inputs are high impedance when  $V_{CC} = 0$  V.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

- Slow rise and fall time on outputs allow for low-noise outputs
- TTL inputs allow up translation from 3.3 V to 5 V

### 7.4 Device Functional Modes

表 7-1 is the function table for the SN74AHCT08Q-Q1.

表 7-1. Function Table  
(Each Gate)

| INPUTS |   | OUTPUT<br>Y |
|--------|---|-------------|
| A      | B |             |
| H      | H | H           |
| L      | X | L           |
| X      | L | L           |



## 8 Application and Implementation

### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

The SN74AHCT08Q-Q1 devices are low-drive CMOS devices that can be used for a multitude of bus-interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The TTL inputs can accept voltages down to 3.3 V and translate up to 5 V.

### 8.2 Typical Application




図 8-1. Typical Application Diagram

#### 8.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

#### 8.2.2 Detailed Design Procedure

- Recommended input conditions:
  - Rise time and fall time specs: See ( $\Delta t/\Delta V$ ) in the [Recommended Operating Conditions](#) table.
  - Specified High and low levels: See ( $V_{IH}$  and  $V_{IL}$ ) in the [Recommended Operating Conditions](#) table.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid  $V_{CC}$
- Recommend output conditions:
  - Load currents should not exceed 25 mA per output and 50 mA total for the part
  - Outputs should not be pulled above  $V_{CC}$

## 8.2.3 Application Curves




図 8-2. Switching Characteristics Comparison

## 8.3 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the [Recommended Operating Conditions](#) table.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu\text{F}$  is recommended. If there are multiple  $V_{CC}$  pins, 0.01  $\mu\text{F}$  or 0.022  $\mu\text{F}$  is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu\text{F}$  and 1  $\mu\text{F}$  are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

## 8.4 Layout

### 8.4.1 Layout Guidelines

When using multiple bit logic devices, inputs should never float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. 図 8-3 shows the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ ; whichever makes more sense or is more convenient. It is generally acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, then it will disable the outputs section of the part when asserted. This will not disable the input section of the IOs, so they cannot float when disabled.

### 8.4.2 Layout Example




図 8-3. Layout example for the SN74AHCT08Q-Q1

## 9 Device and Documentation Support

### 9.1 Documentation Support (Analog)

#### 9.1.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

表 9-1. Related Links

| PARTS          | PRODUCT FOLDER             | SAMPLE & BUY               | TECHNICAL DOCUMENTS        | TOOLS & SOFTWARE           | SUPPORT & COMMUNITY        |
|----------------|----------------------------|----------------------------|----------------------------|----------------------------|----------------------------|
| SN74AHCT08Q-Q1 | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> |

### 9.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[www.tij.co.jp](http://www.tij.co.jp) のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

### 9.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

### 9.4 Trademarks

EPIC™ is a trademark of Texas Instruments Incorporated.

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 9.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 9.6 用語集

テキサス・インスツルメンツ用語集

この用語集には、用語や略語の一覧および定義が記載されています。

## 10 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

| Changes from Revision C (May 2023) to Revision D (February 2024) | Page |
|------------------------------------------------------------------|------|
| 「パッケージ情報」表にパッケージ サイズを追加 .....                                    | 1    |
| Updated RθJA value: D = 86 to 124.6, all values in °C/W .....    | 5    |

| Changes from Revision B (December 2022) to Revision C (May 2023) | Page |
|------------------------------------------------------------------|------|
| BQA パッケージのステータスをプレビューからアクティブに変更 .....                            | 1    |

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

| Orderable Device   | Status<br>(1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan<br>(2) | Lead finish/<br>Ball material<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples                 |
|--------------------|---------------|--------------|--------------------|------|----------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|-------------------------|
| SN74AHCT08QDRG4Q1  | ACTIVE        | SOIC         | D                  | 14   | 2500           | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | AHCT08Q                 | <a href="#">Samples</a> |
| SN74AHCT08QDRQ1    | ACTIVE        | SOIC         | D                  | 14   | 2500           | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | AHCT08Q                 | <a href="#">Samples</a> |
| SN74AHCT08QPWRG4Q1 | ACTIVE        | TSSOP        | PW                 | 14   | 2000           | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | HB08Q                   | <a href="#">Samples</a> |
| SN74AHCT08QPWRQ1   | ACTIVE        | TSSOP        | PW                 | 14   | 2000           | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | HB08Q                   | <a href="#">Samples</a> |
| SN74AHCT08QWBQARQ1 | ACTIVE        | WQFN         | BQA                | 14   | 3000           | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | AHT08Q                  | <a href="#">Samples</a> |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.


(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


## TAPE AND REEL INFORMATION



\*All dimensions are nominal

| Device             | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| SN74AHCT08QPWRG4Q1 | TSSOP        | PW              | 14   | 2000 | 330.0              | 12.4               | 6.9     | 5.6     | 1.6     | 8.0     | 12.0   | Q1            |
| SN74AHCT08QPWRQ1   | TSSOP        | PW              | 14   | 2000 | 330.0              | 12.4               | 6.9     | 5.6     | 1.6     | 8.0     | 12.0   | Q1            |
| SN74AHCT08QWBQARQ1 | WQFN         | BQA             | 14   | 3000 | 180.0              | 12.4               | 2.8     | 3.3     | 1.1     | 4.0     | 12.0   | Q1            |

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

| Device             | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74AHCT08QPWRG4Q1 | TSSOP        | PW              | 14   | 2000 | 356.0       | 356.0      | 35.0        |
| SN74AHCT08QPWRQ1   | TSSOP        | PW              | 14   | 2000 | 356.0       | 356.0      | 35.0        |
| SN74AHCT08QWBQARQ1 | WQFN         | BQA             | 14   | 3000 | 210.0       | 185.0      | 35.0        |



## GENERIC PACKAGE VIEW


**BQA 14**

**WQFN - 0.8 mm max height**

2.5 x 3, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.





**WQFN - 0.8 mm max height**

[illegible]


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT


**BQA0014B**

**WQFN - 0.8 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 20X



SOLDER MASK DETAILS

4227062/B 09/2021

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

## EXAMPLE STENCIL DESIGN

BQA0014B

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 MM THICK STENCIL  
SCALE: 20X

EXPOSED PAD 15  
87% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE


4227062/B 09/2021

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
  - D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
  - E. Falls within JEDEC MO-153

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated