











SN74HCS594-Q1

JAJSLC3E - JUNE 2020 - REVISED JULY 2023

## 8 ビット・シフト・レジスタ、シュミット・トリガ SN74HCS594-Q1 車載用 入力/出力レジスタ付き

## 1 特長

- 車載アプリケーション用に AEC-Q100 認定済み:
  - デバイス温度グレード 1:-40℃~+125℃、TA
  - デバイス HBM ESD 分類レベル 2
  - デバイス CDM ESD 分類レベル C6
- ウェッタブル・フランク QFN (WBQB) パッケージで供
- 広い動作電圧範囲:2V~6V
- シュミット・トリガ入力により低速の入力信号またはノイ ズの多い入力信号に対応
- 低消費電力:
  - I<sub>CC</sub>: 100nA (標準値)
  - 入力リーク電流:±100nA (標準値)
- 6V で ±7.8mA の出力駆動能力

## 2 アプリケーション

- 出力拡張
- LED マトリクス制御
- 7 セグメント・ディスプレイ制御
- 8ビット・データ・ストレージ

## 3 概要

SN74HCS594-Q1 デバイスには、8 ビットのシリアル・イ ン、パラレル・アウトのシフト・レジスタが内蔵されており、8 ビットの D タイプ・ストレージ・レジスタヘデータを供給しま す。すべての入力はシュミット・トリガを備えているため、低 速エッジまたはノイズの多い入力信号によるデータ出力エ ラーを解消できます。ストレージ・レジスタはパラレル出力 を備えています。シフト・レジスタとストレージ・レジスタの両 方に対して、独立したクロックとダイレクト・オーバーライデ ィング・クリア (SRCLR、RCLR) 入力が提供されます。カ スケード接続用にシリアル出力 (Q<sub>H'</sub>) が用意されていま す。


シフト・レジスタ (SRCLK) とストレージ・レジスタ (RCLK) クロックの両方がポジティブ・エッジ・トリガです。両方のク ロックが一緒に接続されている場合、シフト・レジスタはスト レージ・レジスタより 1 カウント・パルス前になります。

### パッケージ情報

部品番号	パッケージ (1)	パッケージ・サイズ (2)	本体サイズ (公称) (3)
	PW (TSSOP, 16)	5mm × 6.4mm	5mm × 4.4mm
	D (SOIC, 16)	9.9mm × 6mm	9.9mm × 3.9mm
SN74HCS594-Q1	BQB (WQFN, 16)	3.5mm × 2.5mm	3.5mm × 2.5mm
	DYY (SOT-23-THN, 16)	4.2mm × 2mm	4.2mm × 2mm
	WBQB (WQFN, 16)	3.6mm × 2.6mm	3.6mm × 2.6mm

- 利用可能なすべてのパッケージについては、データシートの末尾 にある注文情報を参照してください。
- パッケージ・サイズ (長さ×幅) は公称値であり、該当する場合は (2) ピンも含まれます。
- 本体サイズ (長さ×幅) は公称値であり、ピンは含まれていませ ん。





シュミット・トリガ入力の利点




## **Table of Contents**


1 特長	1 8.3 Feature Description	11
2 アプリケーション	8.4 Device Functional Modes	13
3 概要		14
4 Revision History		14
5 Pin Configuration and Functions	4 9.2 Typical Application	
6 Specifications	10 Power Supply Recommendations	
6.1 Absolute Maximum Ratings	5 11 Layout	18
6.2 ESD Ratings	5 11.1 Layout Guidelines	
6.3 Recommended Operating Conditions	5 11.2 Layout Example	
6.4 Thermal Information	6 12 Device and Documentation Support	
6.5 Electrical Characteristics	6 12.1 Documentation Support	
6.6 Timing Characteristics		
6.7 Switching Characteristics		
6.8 Operating Characteristics		
6.9 Typical Characteristics		19
7 Parameter Measurement Information		19
8 Detailed Description		
8.1 Overview		19
8.2 Functional Block Diagram	11	
	to Revision E (July 2023) 採番方法を更新 弘.表を更新	1
Updated the Function Table		13
Changes from Revision C (June 2021) to Rev	vision D (December 2021)	Page
<ul><li>「製品情報」表に WBQB パッケージの情報をii</li></ul>	鱼加	1
	I information to Pin Configuration and Functions	
	ion table	
	Description	
Changes from Revision B (March 2021) to Re	evision C (June 2021)	Page
- DII/パグケーンを表面プレビューが9里座/	/	
Changes from Revision A (February 2021) to		Page
	JU	
· Added DYY Package, pinout diagram and in	formation to Pin Configuration and Functions	4
	າ table	
Changes from Revision * (June 2020) to Rev	rision Δ (Fehruary 2021)	Page



## **5 Pin Configuration and Functions**



(Top View)



BQB or WBQB Package, 16-Pin WQFN (Top View)

### **Pin Functions**

P	PIN		DESCRIPTION
NAME	NO.	TYPE <sup>(2)</sup>	DESCRIPTION
Q <sub>B</sub>	1	0	Q <sub>B</sub> output
Q <sub>C</sub>	2	0	Q <sub>C</sub> output
$Q_D$	3	0	Q <sub>D</sub> output
Q <sub>E</sub>	4	0	Q <sub>E</sub> output
Q <sub>F</sub>	5	0	Q <sub>F</sub> output
$Q_{G}$	6	0	Q <sub>G</sub> output
Q <sub>H</sub>	7	0	Q <sub>H</sub> output
GND	8	_	Ground
Q <sub>H</sub> '	9	0	Serial output, can be used for cascading
SRCLR	10	I	Shift register clear, active low
SRCLK	11	I	Shift register clock, rising edge triggered
RCLK	12	I	Output register clock, rising edge triggered
RCLR	13	I	Storage register clear, active low
SER	14	I	Serial input
Q <sub>A</sub>	15	0	Q <sub>A</sub> output
V <sub>CC</sub>	16	_	Positive supply
Therma	al Pad <sup>(1)</sup>	_	The thermal pad can be connected to GND or left floating. Do not connect to any other signal or supply.

- (1) BQB and WBQB Package, only.
- (2) I = input, O = output



## **6 Specifications**

## **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		-0.5	7	V
I <sub>IK</sub>	Input clamp current <sup>(2)</sup>	$V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$		±20	mA
I <sub>OK</sub>	Output clamp current <sup>(2)</sup>	$V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$		±20	mA
Io	Continuous output current	V <sub>O</sub> = 0 to V <sub>CC</sub>		±35	mA
	Continuous current through V <sub>CC</sub>	or GND		±70	mA
TJ	Junction temperature <sup>(3)</sup>		150	°C	
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

- (2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) Specified by design.

### 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup> HBM ESD Classification Level 2	±4000	V
V(ESD)	Liectiostatic discharge	Charged device model (CDM), per AEC Q100-011 CDM ESD Classification Level C6	±1500	V

<sup>(1)</sup> AEC Q100-002 indicate that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	2	5	6	V
VI	Input voltage	0		V <sub>CC</sub>	V
Vo	Output voltage	0		V <sub>CC</sub>	V
T <sub>A</sub>	Ambient temperature	-40		125	°C



## **6.4 Thermal Information**

				SN74HCS594-Q			
	THERMAL METRIC <sup>(1)</sup>	PW (TSSOP)	D (SOIC)	BQB (WQFN)	DYY (SOT)	WBQB (WQFN)	UNIT
		16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	141.2	122.2	108.4	186.2	97.3	°C/W
R <sub>θ</sub> JC(top)	Junction-to-case (top) thermal resistance	78.8	80.9	77.3	109.1	93.8	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	85.8	80.6	74.4	111.0	66.4	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	27.7	40.4	12.6	18.0	14.6	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	85.5	80.3	74.5	110.9	66.4	°C/W
R <sub>θ</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	N/A	54.3	N/A	44.3	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## **6.5 Electrical Characteristics**

over operating free-air temperature range; typical values measured at  $T_A$  = 25°C (unless otherwise noted).

	PARAMETER	TEST CO	NDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
				2 V	0.7		1.5	
$V_{T+}$	Positive switching threshold			4.5 V	1.7		3.15	\ \ \ \ \
				6 V	2.1		4.2	
				2 V	0.3		1.0	
V <sub>T-</sub>	Negative switching threshold			4.5 V	0.9		2.2	] v
				6 V	1.2		3.0	
				2 V	0.2		1.0	
$\Delta V_T$	Hysteresis (V <sub>T+</sub> - V <sub>T-</sub> ) <sup>(1)</sup>			4.5 V	0.4		1.4	v
				6 V	0.6		1.6	
				2 V to 6 V	V <sub>CC</sub> - 0.1	V <sub>CC</sub> - 0.002		
V <sub>OH</sub>	High-level output voltage	$V_I = V_{IH}$ or $V_{IL}$	I <sub>OH</sub> = -6 mA	4.5 V	4.0	4.3		V
			I <sub>OH</sub> = -7.8 mA	6 V	5.4	5.75		
			I <sub>OL</sub> = 20 μA	2 V to 6 V		0.002	0.1	
V <sub>OL</sub>	Low-level output voltage	$V_I = V_{IH}$ or $V_{IL}$	I <sub>OL</sub> = 6 mA	4.5 V		0.18	0.30	] v
			I <sub>OL</sub> = 7.8 mA	6 V		0.22	0.33	
II	Input leakage current	$V_I = V_{CC}$ or 0	•	6 V		±100	±1000	nA
I <sub>CC</sub>	Supply current	$V_I = V_{CC}$ or 0, $I_O = 0$		6 V		0.1	2	μA
C <sub>i</sub>	Input capacitance			2 V to 6 V			5	pF

(1) Specified by design.

## **6.6 Timing Characteristics**

C<sub>L</sub> = 50 pF; over operating free-air temperature range (unless otherwise noted). See *Parameter Measurement Information*.

				Operating free-air temperature (T <sub>A</sub> )				
	PARAMETER		V <sub>cc</sub>	25°C		-40°C to	125°C	UNIT
			MIN	MAX	MIN	MAX		
			2 V		32		17	
clock	Clock frequency		4.5 V		100		54	
			6 V		115		68	
			2 V	8		12		
		SRCLK or RCLK high or low	4.5 V	6		7		
	Pulse duration	riigir or low	6 V	6		7		20
W	Pulse duration		2 V	7		12		ns
		SRCLR or RCLR low	4.5 V	6		7		
		IOW	6 V	6		7		
			2 V	11		16		
		SER before SRCLK	4.5 V	4		7		
			6 V	4		5		
			2 V	15		24		
		SRCLK ↑ before RCLK ↑	4.5 V	5		9		
		INOLIN	6 V	5		7		
			2 V	16		27		
su	Setup time	SRCLR low before RCLK ↑	4.5 V	7		10		ns
		ROLK	6 V	5		8		
		SRCLR high	2 V	5		9		
		(inactive) before	4.5 V	3		5		
		SRCLK ↑	6 V	3		4		
		RCLR high	2 V	8		12		
		(inactive) before	4.5 V	4		5		-
		RCLK ↑	6 V	3		4		
			2 V	0		0		
'n	Hold time	SER after SRCLK ↑	4.5 V	0		0		ns
			6 V	0		0		



## **6.7 Switching Characteristics**

 $C_L$  = 50 pF; over operating free-air temperature range (unless otherwise noted). See *Parameter Measurement Information*.

					Operating free-air temperature (T <sub>A</sub> )						
	PARAMETER	FROM	то	V <sub>CC</sub>		25°C		-40°C to 125°C			UNIT
					MIN	TYP	MAX	MIN	TYP	MAX	
				2 V	32			17			
f <sub>max</sub>	Max switching frequency			4.5 V	100	,		54			MHz
				6 V	115			68			
				2 V		19	30			45	
		SRCLK	Q <sub>H'</sub>	4.5 V		7	11			17	
t <sub>pd</sub>	Propagation delay			6 V		6	9			12	ns
		RCLK	Q <sub>A</sub> - Q <sub>H</sub>	2 V		19	30			45	
				4.5 V		7	11			17	
				6 V		6	9			12	
		SRCLR	Q <sub>H</sub> '	2 V		18	27			55	-
				4.5 V		7	11			17	
t <sub>PHL</sub>	Propagation delay			6 V		6	9			15	ns
PHL	1 Topagation delay			2 V		18	27			55	113
		RCLR	Q <sub>A</sub> - Q <sub>H</sub>	4.5 V		7	11			17	
				6 V		6	9			15	
				2 V			9			16	
t <sub>t</sub>	Transition-time	Any outpu	Any output	4.5 V			5			9	ns
				6 V			4			8	

## **6.8 Operating Characteristics**

over operating free-air temperature range; typical values measured at  $T_A$  = 25°C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP MA	X UNIT
Cnd	Power dissipation capacitance per gate	No load	2 V to 6 V		40	pF

## **6.9 Typical Characteristics**

 $T_A = 25^{\circ}C$ 




図 6-1. Output Driver Resistance in LOW State




図 6-3. Supply Current Across Input Voltage, 2-, 2.5-, and 3.3-V Supply




図 6-2. Output Driver Resistance in HIGH State




図 6-4. Supply Current Across Input Voltage, 4.5-, 5-, and 6-V Supply




## 7 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_t$  < 2.5 ns.

For clock inputs,  $f_{\text{max}}$  is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.






図 7-2. Voltage Waveforms, Pulse Duration

(1) C<sub>L</sub> includes probe and test-fixture capacitance.

## 図 7-1. Load Circuit for Push-Pull Outputs






図 7-3. Voltage Waveforms, Setup and Hold Times



(1) The greater between  $t_{PLH}$  and  $t_{PHL}$  is the same as  $t_{pd}$ .

### 図 7-4. Voltage Waveforms Propagation Delays



(1) The greater between  $t_{r}$  and  $t_{f}$  is the same as  $t_{t}$ .

図 7-5. Voltage Waveforms, Input and Output Transition Times

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

## 8 Detailed Description

### 8.1 Overview

The SN74HCS594-Q1 is an 8-bit shift register that feeds an 8-bit D-type storage register. Both the shift register clock (SRCLK) and storage register clock (RCLK) are positive-edge triggered. If both clocks are connected together, the shift register always is one clock pulse ahead of the storage register. All inputs include Schmitt-triggers allowing for slow input transitions and providing more noise margin.

## 8.2 Functional Block Diagram




図 8-1. Logic Diagram (Positive Logic) for SN74HCS594-Q1

## 8.3 Feature Description

### 8.3.1 平衡な CMOS プッシュプル出力

このデバイスには、平衡な CMOS プッシュプル出力が内蔵されています。「平衡な」という用語は、デバイスが同様の電流をシンクおよびソースできることを示します。このデバイスは駆動能力を備えており、軽負荷に高速エッジが生成されるため、リンギングを防ぐために配線と負荷の条件を考慮する必要があります。さらに、このデバイスの出力は、デバイスを損傷することなく維持できる以上に大きな電流を駆動できます。過電流による損傷を防止するため、デバイスの出力電力を制限することが重要です。「絶対最大定格」で定義されている電気的および熱的制限を常に順守してください。

未使用のプッシュプル CMOS 出力は、未接続のままにする必要があります。

### 8.3.2 CMOS Schmitt-Trigger Inputs

This device includes inputs with the Schmitt-trigger architecture. These inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics* table from the input to ground. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings* table, and the maximum input leakage current, given in the *Electrical Characteristics* table, using Ohm's law ( $R = V \div I$ ).

The Schmitt-trigger input architecture provides hysteresis as defined by  $\Delta V_T$  in the *Electrical Characteristics* table, which makes this device extremely tolerant to slow or noisy inputs. While the inputs can be driven much slower than standard CMOS inputs, it is still recommended to properly terminate unused inputs. Driving the inputs with slow transitioning signals will increase dynamic current consumption of the device. For additional information regarding Schmitt-trigger inputs, please see *Understanding Schmitt Triggers*.

## 8.3.3 Clamp Diode Structure

As shown in 🗵 8-2, the inputs and outputs to this device have both positive and negative clamping diodes.

### 注意

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




図 8-2. Electrical Placement of Clamping Diodes for Each Input and Output

#### 8.3.4 Wettable Flanks

This device includes wettable flanks for at least one package. See the *Features* section on the front page of the data sheet for which packages include this feature.




図 8-3. Simplified Cutaway View of Wettable-Flank QFN Package and Standard QFN Package After Soldering

Wettable flanks help improve side wetting after soldering, which makes QFN packages easier to inspect with automatic optical inspection (AOI). As shown in 🗵 8-3, a wettable flank can be dimpled or step-cut to provide additional surface area for solder adhesion which assists in reliably creating a side fillet. See the mechanical drawing for additional details.

Product Folder Links: SN74HCS594-Q1



## **8.4 Device Functional Modes**

表 8-1 lists the functional modes of the SN74HCS594-Q1.

表 8-1. Function Table

		INPUTS <sup>(1</sup>	l)		FUNCTION
SER	SRCLK	SRCLR	RCLK	RCLR	FONCTION
Χ	Х	Х	Х	L	Output register is cleared
Х	Х	L	Х	Х	Internal shift register is cleared
H/L	1	Н	Х	Х	SER Data is loaded into first shift bit as H/L, data shifts from bit to bit within the internal shift register
Х	Х	Н	1	Н	Data is transferred from internal shift register to output register
H/L	1	Н	1	Н	When SRCLK and RCLK are synchronous, Data is transferred from internal shift register to output register, internal shift register first bit is loaded with SER data H/L and data shifts from bit to bit within internal shift register
Х	↓ , L, H	Н	Х	Х	Internal shift register remains in previous state
Х	Х	Н	↓ , L, H	Н	Output register remains in previous state

<sup>(1)</sup> H = High Voltage Level, L = Low Voltage Level, X = Do Not Care



## 9 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 9.1 Application Information

In this application, the SN74HCS594-Q1 is used to control seven-segment displays. Utilizing the serial output and combining a few of the input signals, this implementation reduces the number of I/O pins required to control the displays from sixteen to four. Unlike other I/O expanders, the SN74HCS594-Q1 does not need a communication interface for control. It can be easily operated with simple GPIO pins.

There is no practical limitation to how many SN74HCS594-Q1 devices can be cascaded. To add more, the serial output will need to be connected to the following serial input and the clocks will need to be connected accordingly. With separate control for the shift registers and output registers, the desired digit can be displayed while the data for the next digit is loaded into the shift register.

At power-up, the initial state of the shift registers and output registers are unknown. To give them a defined state, both registers need to be cleared. An RC can be connected to the  $\overline{\text{SRCLR}}$  and  $\overline{\text{RCLR}}$  pins as shown in the  $\boxtimes$  9-1 to initialize the shift and output registers to all zeros.

## 9.2 Typical Application




図 9-1. Typical Application Block Diagram

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

### 9.2.1 Design Requirements

#### 9.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics as described in the *Electrical Characteristics* section.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74HCS594-Q1 plus the maximum static supply current,  $I_{CC}$ , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only source as much current that is provided by the positive supply source. Be sure to not exceed the maximum total current through  $V_{CC}$  listed in the *Absolute Maximum Ratings*.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74HCS594-Q1 plus the maximum supply current, I<sub>CC</sub>, listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current that can be sunk into its ground connection. Be sure to not exceed the maximum total current through GND listed in the *Absolute Maximum Ratings*.

The SN74HCS594-Q1 can drive a load with a total capacitance less than or equal to 50 pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50 pF.

The SN74HCS594-Q1 can drive a load with total resistance described by  $R_L \ge V_O / I_O$ , with the output voltage and current defined in the *Electrical Characteristics* table with  $V_{OH}$  and  $V_{OL}$ . When outputting in the HIGH state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the  $V_{CC}$  pin.

Total power consumption can be calculated using the information provided in *CMOS Power Consumption and Cpd Calculation*.

Thermal increase can be calculated using the information provided in *Thermal Characteristics of Standard Linear* and Logic (SLL) Packages and Devices.

#### 注意

The maximum junction temperature,  $T_{J(max)}$  listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

#### 9.2.1.2 Input Considerations

Input signals must cross  $V_{t-(min)}$  to be considered a logic LOW, and  $V_{t+(max)}$  to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either  $V_{CC}$  or ground. The unused inputs can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input will be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The drive current of the controller, leakage current into the SN74HCS594-Q1 (as specified in the *Electrical Characteristics*), and the desired input transition rate limits the resistor size. A 10-k $\Omega$  resistor value is often used due to these factors.

The SN74HCS594-Q1 has no input signal transition rate requirements because it has Schmitt-Trigger inputs.

Another benefit to having Schmitt-Trigger inputs is the ability to reject noise. Noise with a large enough amplitude can still cause issues. To know how much noise is too much, please refer to the  $\Delta V_{T(min)}$  in the *Electrical Characteristics*. This hysteresis value will provide the peak-to-peak limit.

Unlike what happens with standard CMOS inputs, Schmitt-Trigger inputs can be held at any valid value without causing huge increases in power consumption. The typical additional current caused by holding an input at a value other than V<sub>CC</sub> or ground is plotted in the *Typical Characteristics*.



Refer to the Feature Description section for additional information regarding the inputs for this device.

### 9.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the  $V_{OH}$  specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the  $V_{OL}$  specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to V<sub>CC</sub> or ground.

Refer to the Feature Description section for additional information regarding the outputs for this device.

### 9.2.2 詳細な設計手順

- 1.  $V_{CC}$  と GND の間にデカップリング・コンデンサを追加します。このコンデンサは物理的にデバイスの近く、かつ  $V_{CC}$  ピンと GND ピンの両方に電気的に近づけて配置する必要があります。レイアウト例を「レイアウト」セクションに示します。
- 2. 出力の容量性負荷が 50pF 以下であることを確認します。これは厳密な制限ではありませんが、設計上、性能が最適化されます。これは、SN74HCS594-Q1 から 1 つまたは複数の受信デバイスまでの短い適切なサイズのトレースを提供することで実現できます。
- 3. 出力の抵抗性負荷が  $(V_{CC}/I_{O(max)})$   $\Omega$  より大きいことを確認します。これを行うと、「絶対最大定格」の最大出力電流に違反するのを防ぐことができます。 ほとんどの CMOS 入力には、 $M\Omega$  で測定される抵抗性負荷があります。これは、前に計算した最小値よりもはるかに大きくなります。
- 4. 熱の問題がロジック・ゲートにとって問題となることはほとんどありません。ただし、消費電力と熱の上昇は、アプリケーション・レポート『CMOS 消費電力と CPD の計算』に記載されている手順を使用して計算できます。

### 9.2.3 Application Curves




図 9-2. Simplified Functional Diagram Showing Clock Operation



## 10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- $\mu$ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in the following layout example.

## 11 Layout

### 11.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices, inputs must never be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.

### 11.2 Layout Example




図 11-1. Example Layout for the SN74HCS594-Q1 in the PW Package



## 12 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

## **12.1 Documentation Support**

#### 12.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, HCMOS Design Considerations application report
- Texas Instruments, CMOS Power Consumption and Cpd Calculation application report
- Texas Instruments, Designing With Logic application report

## 12.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 12.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

#### 12.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

#### 12.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 12.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN74HCS594-Q1

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



www.ti.com 16-Jun-2023

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74HCS594QBQBRQ1	ACTIVE	WQFN	BQB	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CS594Q	Samples
SN74HCS594QDRQ1	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HCS594Q	Samples
SN74HCS594QDYYRQ1	ACTIVE	SOT-23-THIN	DYY	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HCS594Q	Samples
SN74HCS594QPWRQ1	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HCS594Q	Samples
SN74HCS594QWBQBRQ1	ACTIVE	WQFN	BQB	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CS594Q	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

# **PACKAGE OPTION ADDENDUM**

www.ti.com 16-Jun-2023

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74HCS594-Q1:


NOTE: Qualified Version Definitions:


Catalog - TI's standard catalog product

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 16-Jun-2023


## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HCS594QBQBRQ1	WQFN	BQB	16	3000	180.0	12.4	2.8	3.8	1.2	4.0	12.0	Q1
SN74HCS594QDRQ1	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74HCS594QDYYRQ1	SOT-23- THIN	DYY	16	3000	330.0	12.4	4.8	3.6	1.6	8.0	12.0	Q3
SN74HCS594QPWRQ1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HCS594QWBQBRQ1	WQFN	BQB	16	3000	180.0	12.4	2.8	3.8	1.2	4.0	12.0	Q1




www.ti.com 16-Jun-2023



#### \*All dimensions are nominal

7 III diliticii sioris die rioriii di							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HCS594QBQBRQ1	WQFN	BQB	16	3000	210.0	185.0	35.0
SN74HCS594QDRQ1	SOIC	D	16	2500	356.0	356.0	35.0
SN74HCS594QDYYRQ1	SOT-23-THIN	DYY	16	3000	336.6	336.6	31.8
SN74HCS594QPWRQ1	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74HCS594QWBQBRQ1	WQFN	BQB	16	3000	210.0	185.0	35.0

PLASTIC SMALL OUTLINE




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- 5. Reference JEDEC Registration MO-345, Variation AA




PLASTIC SMALL OUTLINE



NOTES: (continued)

- Publication IPC-7351 may have alternate designs.
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.





### NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- Board assembly site may have different recommendations for stencil design.



# D (R-PDS0-G16)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.





SMALL OUTLINE PACKAGE



### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)


- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



2.5 x 3.5, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

PLASTIC QUAD FLAT PACK-NO LEAD




### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLAT PACK-NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLAT PACK-NO LEAD




NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



**INDSTNAME** 




#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



**INDSTNAME** 




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



**INDSTNAME** 



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated