





参考資料



THVD1406, THVD1426 JAJSM25A - MAY 2021 - REVISED NOVEMBER 2021

THVD1406、THVD1426 自動方向制御、±12kV IEC ESD 保護機能搭載、3.3V~5V、 RS-485 トランシーバ

1 特長

- TIA/EIA-485A 規格の要件に適合またはそれを上回る 性能
- 3V~5.5V の電源電圧
- データ入力ピンを使用した自動方向制御
- 半二重 RS-422/RS-485
- データ・レート
 - THVD1406:500kbps
 - THVD1426:12Mbps
- バス I/O 保護
 - ±16kV HBM ESD
 - ±12kV IEC 61000-4-2 接触放電
 - ±15kV IEC 61000-4-2 エアギャップ放電
 - ±4kV IEC 61000-4-4 高速過渡バースト
- ±16V のバス障害保護
- 小型で省スペースの 8 ピン SOT パッケージ・オプショ \sim (2.1mm × 1.2mm)
 - 標準 SOIC-8 パッケージとの共存レイアウトについ ては、レイアウト例を参照
- 工業用拡張温度範囲に対応:-40℃~125℃
- 大きなヒステリシスによるレシーバのノイズ除去
- 低い消費電力
 - 低いスタンバイ時電源電流:3µA (標準値)
 - 動作中の静止電流:1.7mA (標準値)
- グリッチなしの電源オン / オフによるホット・プラグイン 機能
- 開放、短絡、アイドル・バスのフェイルセーフ
- 1/8 単位負荷 (最大 256 のバス・ノード)

2 アプリケーション

- ファクトリ・オートメーション / 制御
- ビル・オートメーション
- HVAC システム
- ビデオ監視
- スマート・メーター

3 概要

THVD14x6 (THVD1406 と THVD1426) デバイスは、産 業用アプリケーション向けの堅牢な半二重 RS-485 トラン シーバです。これらのデバイスは、データ入力ピンを使用 した自動方向制御機能を備えています。この機能により、 ドライバ・イネーブル機能とレシーバ・イネーブル機能に依 存するピンを減らすことができます。これにより、必要な絶 縁チャネル数や、ロジック制御に必要な GPIO ピンの数を 削減できます。バスのピンは高レベルの IEC ESD イベン トへの耐性があるため、システム・レベルでの追加保護部 品が不要です。


本デバイスは 3V~5.5V の単電源で動作します。同相電 圧範囲が広く、バスのピンでの入力リークが小さいため、 長いケーブルを使用するマルチポイントのアプリケーショ ンに適しています。

このデバイスは、業界標準の8ピン SOIC パッケージで 供給され、ドロップイン互換性があります。このデバイスは 小型で省スペースの SOT パッケージで供給されます。こ れらのデバイスは、周囲温度 -40℃~125℃での動作が 規定されています。

製品情報

部品番号	パッケージ ⁽¹⁾	本体サイズ (公称)
THVD1406	SOIC (8)	4.90mm × 3.91mm
THVD1426	SOT (8)	2.10mm × 1.20mm

利用可能なすべてのパッケージについては、このデータシートの 末尾にある注文情報を参照してください。



概略回路図

English Data Sheet: SLLSF87



Table of Contents

1 特長	1	8.2 Functional Block Diagrams	12
2 アプリケーション		8.3 Feature Description	12
3 概要		8.4 Device Functional Modes	12
4 Revision History		9 Application Information Disclaimer	14
5 Pin Configuration and Functions		9.1 Application Information	14
6 Specifications		9.2 Typical Application	14
6.1 Absolute Maximum Ratings		10 Power Supply Recommendations	18
6.2 ESD Ratings		11 Layout	
6.3 ESD Ratings - IEC Specifications		11.1 Layout Guidelines	20
6.4 Recommended Operating Conditions		11.2 Layout Example	20
6.5 Thermal Information		12 Device and Documentation Support	22
6.6 Power Dissipation Characteristics		12.1 Device Support	22
6.7 Electrical Characteristics		12.2 Receiving Notification of Documentation Updates	3 <mark>22</mark>
6.8 Switching Characteristics (THVD1406)		12.3 サポート・リソース	22
6.9 Switching Characteristics (THVD1426)		12.4 Trademarks	22
6.10 Typical Characteristics		12.5 Electrostatic Discharge Caution	22
7 Parameter Measurement Information		12.6 Glossary	
8 Detailed Description		13 Mechanical, Packaging, and Orderable	
8.1 Overview		Information	22

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

CI	hanges from Revision * (May 2021) to Revision A (November 2021)	Page
•	ドキュメントのステータスを「事前情報」から「量産データ」に変更	1



5 Pin Configuration and Functions




図 5-1. D (8-Pin SOIC) , DRL (8-Pin SOT) Top View

表 5-1. Pin Functions

PIN		I/O	DESCRIPTION		
NAME	NO.	1/0	DESCRIPTION		
R	1	0	Receiver data output		
RE	2	I	Receiver enable, active low (internal 2-MΩ pull-up)		
SHDN	3	1	Shutdown enable, active low (internal 2-MΩ pull-up)		
D	4	I	Driver data input		
GND	5	-	Device ground		
Α	6	I/O	Bus I/O port, A (complementary to B)		
В	7	I/O	Bus I/O port, B (complementary to A)		
V _{CC}	8	Р	3-V to 5.5-V supply For the device.		



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	-0.5	7	V
VL	Input voltage at any logic pin (D, SHDN or RE)	-0.3	5.7	V
V _A , V _B	Voltage at A or B inputs	-16	16	V
Io	Receiver output current	-24	24	mA
TJ	Junction temperature		170	°C
T _{STG}	Storage temperature	-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	Between bus terminals (A, B) and GND	±16,000	V
V _(ESD) Electrostatic discharge		All other pins	±4,000	V	
		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾		±1,500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 ESD Ratings - IEC Specifications

			VALUE	UNIT
		IEC 61000-4-2 ESD (Contact Discharge), bus terminals and GND	±12,000	
V _(ESD)	Electrostatic discharge	IEC 61000-4-2 ESD (Air-Gap Discharge), bus terminals and GND	±15,000	V
		IEC 61000-4-4 EFT (Fast transient or burst), bus terminals and GND	±4,000	

6.4 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage		3	5	5.5	V
V _{ID}	Differential input voltage		-12		12	V
VI	nput voltage at any bus terminal ⁽¹⁾		-7		12	V
V _{IH}	High-level input voltage (D, SHDN, and RE inputs)		2		5.5	V
V _{IL}	Low-level input voltage (D, SHDN, and R	E inputs)	0		0.8	V
	Driver	-60		60	A	
Io	Output current	Receiver	-8		8	mA
R _L	Differential load resistance		54	60		Ω
1/t _{UI}	Signaling rate: THVD1406				500	kbps
1/t _{UI}	Signaling rate: THVD1426				12	Mbps
TJ	Junction temperature		-40		150	°C
T _A (2)	Operating ambient temperature		-40		125	°C
T _{SHDN}	Thermal shutdown threshold (temperature rising)	Thermal shutdown threshold (temperature rising)	150	170		°C
T _{HYS}	Thermal shutdown hysteresis	Thermal shutdown hysteresis		15		°C

(1) The algebraic convention in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

2) Operation is specified for internal (junction) temperatures up to 150°C. Self-heating due to internal power dissipation should be considered for each application. Maximum junction temperature is internally limited by the thermal shut-down (TSD) circuit which disables the driver outputs when the junction temperature reaches 170°C.

6.5 Thermal Information

		THVD1406,	THVD1426	
	Junction-to-case (top) thermal resistance Junction-to-board thermal resistance Junction-to-top characterization parameter	DRL (SOT)	D (SOIC)	UNIT
		8 PINS	8 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	112.2	126.0	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	28.4	66.2	°C/W
R _{0JB}	Junction-to-board thermal resistance	22.1	69.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.2	18.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	22.0	68.7	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.6 Power Dissipation Characteristics

PARAMETER		TEST CONDITIONS			VALUE	UNIT
	Unterminated	THVD1406	500 kbps	150		
	Power dissipation, driver and receiver enabled, V_{CC} = 5.5 V, T_A = 125°C, 50% duty cycle square-wave signal at maximum signaling rate	$R_L = 300 \Omega, C_L = 50 pF$	THVD1426	12 Mbps	155	
B		RS-422 load	THVD1406	500 kbps	175	mW
FD		$R_L = 100 \Omega, C_L = 50 pF$	THVD1426	12 Mbps	180	11100
		RS-485 load	THVD1406	500 kbps	220	
		$R_L = 54 \Omega, C_L = 50 pF$	THVD1426	12 Mbps	225	

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



6.7 Electrical Characteristics

over op	erating free-air temperatur	e range (ເ	· · · · · · · · · · · · · · · · · · ·					
	PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
Driver				_				
		$R_L = 60 \Omega$,	-7 V ≤ V _{test} ≤ 12 V		1.5	2		
	Driver differential-output	RL = 60 Ω, 5.5 V	-7 V ≤ Vtest ≤ 12 V, 4.5 V ≤ Vcc ≤	See 🗵 7-1	2.1	3		
V _{OD}	voltage magnitude	R _L = 100 Ω	2, C _L = 50 pF		2	2.5		V
		R _L = 54 Ω,	C _L = 50 pF	See 🗵 7-2	1.5	2		
		R _L = 54 Ω,	4.5 V ≤ V _{cc} ≤ 5.5 V	1	2.1	3		
Δ V _{OD}	Change in magnitude of driver differential-output voltage				-50		50	mV
V _{OC(SS)}	Steady-state common-mode output voltage	R _L = 54 Ω	or 100 Ω , C_L = 50 pF	See 図 7-2	1	V _{CC} / 2	3	V
ΔV _{OC}	Change in differential driver common-mode output voltage				-50		50	mV
V _{OC(PP)}	Peak-to-peak driver common- mode output voltage	R _L = 54 Ω	or 100 Ω , $C_L = 50$ pF, $V_{CC} = 3.3$ V	See 図 7-2		200		mV
I _{OS}	Driver short-circuit output current	-7 V ≤ [V _A	or V _B] ≤ 12 V, or A pin shorted to B	pin	-250		250	mA
Receive	,	1						
	Bus input current (driver	., .,	5.5.1/	V _I = 12 V		75	100	•
l _l	disabled)	$V_{CC} = 0 V$	or 5.5 V	V _I = -7 V	-97	-70		μA
V _{IT+}	Positive-going receiver differential-input voltage threshold					-70	-45	mV
V _{IT}	Negative-going receiver differential-input voltage threshold	-7 V ≤ V _{CM}	-7 V ≤ V _{CM} ≤ 12 V			-150		mV
V _{HYS} (1)	Receiver differential-input voltage threshold hysteresis (V _{IT+} – V _{IT-})					50		mV
V _{OH}	Receiver high-level output voltage	I _{OH} = -4 m	A		V _{CC} - 0.4	V _{CC} - 0.2		V
V _{OL}	Receiver low-level output voltage	I _{OL} = 4 mA				0.2	0.4	V
l _{oz}	Receiver high-impedance output current	V _O = 0 V o	r V _{CC} , RE = V _{CC}		-1		1	μΑ
Logic		•						
I _{IN}	Input current (D, SHDN, RE)				-5		5	μA
Supply		1						
			Driver and receiver enabled	SHDN = V _{CC} , RE = 0 D = 0, no load		1500	1800	μΑ
I _{CC}	Supply current (quiescent)	V _{CC} = 3.6	Driver enabled, receiver disabled	SHDN = V _{CC} , RE = V _{CC} , D=0, no load		1000	1500	μΑ
			Driver and receiver disabled	SHDN = 0, no load		2	4.1	μΑ
			Driver and receiver enabled	SHDN = V _{CC} , RE = 0 D = 0, no load		1700	3000	μA
I _{CC}	Supply current (quiescent)	V _{CC} = 5.5 V	Driver enabled, receiver disabled	SHDN = V _{CC} , RE = V _{CC} , D=0, no load		1300	2500	μА
			Driver and receiver disabled	SHDN = 0, no load		3	6.9	μΑ
	1		1	1				

⁽¹⁾ Under any specific conditions, $V_{\text{IT+}}$ isspecified to be at least V_{HYS} higher than $V_{\text{IT-}}$.

6.8 Switching Characteristics (THVD1406)

over operating free-air temperature range (unless otherwise noted)


PARAMETER		PARAMETER TEST CONDITIONS		MIN	TYP	MAX	UNIT			
t _r , t _f	Driver differential output rise and fall times			200	300	600	ns			
t _{PHL} , t _{PLH}	Driver propagation delay		See 🗵 7-3		275	500	ns			
t _{SK(P)}	Driver pulse skew, t _{PHL} - t _{PLH}					10	ns			
t _{PHZ} , t _{PLZ}	Driver disable time				80	200	ns			
	Driver enable time	Receiver enabled	See ⊠ 7-4 and ⊠ 7-5		200	650	ns			
t _{PZH} , t _{PZL}	Driver enable time	Receiver disabled			5	10	μs			
t _{device_auto-} dir	Driver active time in the auto-direction mode when SHDN is high and D switches from low to high	Driver active time in the auto-direction mode when SHDN is high and D turns from low to high	☑ 7-8	4	8	14	μs			
Receiver						•				
t _r , t _f	Receiver output rise and fall times				6	20	ns			
t _{PHL} , t _{PLH}	Receiver propagation delay time		See ⊠ 7-6		40	110	ns			
t _{SK(P)}	Receiver pulse skew, t _{PHL} - t _{PLH}					7	ns			
t _{PHZ} , t _{PLZ}	Receiver disable time	See 🗵 7-7			15	60	ns			
t _{PZL(1)} , t _{PZH(1)}	Receiver enable time	Driver enabled	See 図 7-7		80	150	ns			


6.9 Switching Characteristics (THVD1426)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CO	MIN	TYP	MAX	UNIT	
Driver			-			<u> </u>	
t _r , t _f	Driver differential output rise and fall times				8	25	ns
t _{PHL} , t _{PLH}	Driver propagation delay		See 図 7-3		17	35	ns
t _{SK(P)}	Driver pulse skew, t _{PHL} - t _{PLH}		1			3.5	ns
t _{PHZ} , t _{PLZ}	Driver disable time				15	38	ns
t _{PZH} , t _{PZL}	Driver enable time	Receiver enabled	See ⊠ 7-4 and ⊠ 7-5		15	70	ns
	Driver enable unie	Receiver disabled			5	10	μs
t _{device_auto-} dir	Driver active time in the auto-direction mode when SHDN is high and D turns from low to high	Driver active time in the auto-direction mode when SHDN is high and D switches from low to high	☑ 7-8	0.4	0.8	1.45	μs
Receiver							
t _r , t _f	Receiver output rise and fall times				4	16	ns
t _{PHL} , t _{PLH}	Receiver propagation delay time	See 図 7-6		40	75	ns	
t _{SK(P)}	Receiver pulse skew, t _{PHL} - t _{PLH}					5	ns
t _{PHZ} , t _{PLZ}	Receiver disable time	See ⊠ 7-7		15	25	ns	
t _{PZL(1)} , t _{PZ} H(1)	Receiver enable time	Driver enabled	See 図 7-7		80	170	ns

6.10 Typical Characteristics








図 6-7. Driver Rise or Fall Time vs Temperature (THVD1426)

図 6-8. Driver Propagation Delay vs Temperature (THVD1426)




図 6-9. Supply Current vs Signal Rate (THVD1426)

7 Parameter Measurement Information





図 7-1. Measurement of Driver Differential Output Voltage With Common-Mode Load







図 7-2. Measurement of Driver Differential and Common-Mode Output With RS-485 Load







図 7-3. Measurement of Driver Differential Output Rise and Fall Times and Propagation Delays







図 7-4. Measurement of Driver Enable and Disable Times With Active High Output and Pull-Down Load







図 7-5. Measurement of Driver Enable and Disable Times With Active Low Output and Pull-up Load









図 7-6. Measurement of Receiver Output Rise and Fall Times and Propagation Delays








図 7-7. Measurement of Receiver Enable/Disable Times With Driver Enabled






 ${\color{red} {\Bbb Z}}$ 7-8. Measurement of Auto-direction Control Timing Parameter ($t_{device_auto-dir}$)

8 Detailed Description

8.1 Overview

The THVD1406 is a low-power, half-duplex RS-485 transceiver suitable for data transmission up to 500 kbps. The THVD1426 is a low-power, half-duplex RS-485 transceiver suitable for data transmission up to 12 Mbps.

8.2 Functional Block Diagrams



8.3 Feature Description

Internal ESD protection circuits protect the transceiver against Electrostatic Discharges (ESD) according to IEC 61000-4-2 of up to ±12 kV (Contact Discharge), ±15 kV (Air Gap Discharge) and against electrical fast transients (EFT) according to IEC 61000-4-4 of up to ±4 kV.

8.4 Device Functional Modes

When the shutdown pin, \overline{SHDN} , is logic high, the differential outputs A and B follow the logic states at data input D. When D is low, the output states reverse, B turns high, A becomes low, and V_{OD} is negative. A logic high at D causes A to turn high and B to turn low for a duration. In this case, the differential output voltage defined as $V_{OD} = V_A - V_B$ is positive for $t_{device-auto-dir}$. After this duration, the driver turns off and the receiver is enabled. The device can be used in auto-direction mode by tying \overline{SHDN} and \overline{RE} pins together to logic high and controlling the driver and receiver using the data input pin, D. This enables reducing the number of GPIO pins or the number of isolation channels required to operate the device. Please refer to Driver Function Table and Receiver Function Table for further details.

When \overline{SHDN} is low, both the driver and the receiver are turned off and the device is in shutdown mode. In this condition, the logic state at D is irrelevant. The \overline{SHDN} pin has an internal pull-up resistor to VCC; thus, when left open, the driver is status is dependent on the status of the D pin. The D pin has an internal pull-up resistor to V_{CC}, thus, when left open while the driver is enabled for $t_{device-auto-dir}$, before bring disabled.

INPUT	ENABLE	OUTPUTS		FUNCTION
D	SHDN	Α	В	FUNCTION
Н	H/OPEN	Н	L	Actively drive bus high for t _{device-auto-dir} and then bus is in high impedance
L	H/OPEN	L	Н	Actively drive bus low
Х	L	Z	Z	Driver disabled. Device in shutdown mode.
OPEN	H/OPEN	Н	L	Actively drive bus high for t _{device-auto-dir} and then bus is in high impedance

表 8-1. Driver Function Table

When the receiver enable pin, \overline{RE} , is logic low, the receiver is enabled. When the differential input voltage defined as $V_{ID} = V_A - V_B$ is positive and higher than the positive input threshold, V_{IT+} , the receiver output, R, turns high. When V_{ID} is negative and lower than the negative input threshold, V_{IT-} , the receiver output, R, turns low. If V_{ID} is between V_{IT+} and V_{IT-} the output is indeterminate.

When \overline{RE} is logic high or left open and D input is logic low, the receiver output is high-impedance and the magnitude and polarity of V_{ID} are irrelevant. Internal biasing of the receiver inputs causes the output to go

failsafe-high when the transceiver is disconnected from the bus (open-circuit), the bus lines are shorted (short-circuit), or the bus is not actively driven (idle bus).

When $\overline{\text{RE}}$ is logic high or left open and D input switches from logic low to logic high, the receiver output is high-impedance for the duration of $t_{\text{device-auto-dir}}$. After the duration of $t_{\text{device-auto-dir}}$, the receiver turns ON and outputs a logic high or low depending upon the differntial bus input voltage.

表 8-2. Receiver Function Table

Die militare in milette i maie									
DIFFERENTIAL INPUT	ENABLE	INPUT	OUTPUT	FUNCTION					
$V_{ID} = V_A - V_B$	RE	D	R						
V _{IT+} < V _{ID}	L	Х	Н	Receive valid bus high					
$V_{IT-} < V_{ID} < V_{IT+}$	L	Х	?	Indeterminate bus state					
V _{ID} < V _{IT-}	L	Х	L	Receive valid bus low					
X	H/OPEN	L	Z	Receiver disabled					
X	H/OPEN	Н	Z for t _{device_autodir} followed by L or H depending upon bus input voltage	Receiver disabled by for t _{device_autodir} after D switches from L to H. Receiver output follows bus input voltage after t _{device_autodir}					
Open-circuit bus	L	Х	Н	Fail-safe high output					
Short-circuit bus	L	Х	Н	Fail-safe high output					
Idle (terminated) bus	L	Х	Н	Fail-safe high output					

9 Application Information Disclaimer

Note

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

9.1 Application Information

The THVD14x6 devices are half-duplex RS-485 transceivers commonly used for asynchronous data transmissions. The device can be used in auto-direction mode by tying \$\overline{SHDN}\$ and \$\overline{RE}\$ pins together to logic high and controlling the driver and receiver using the data input pin, D. This enables reducing the number of GPIO pins or the number of isolation channels required to operate the device. Please refer to Driver Function Table and Receiver Function Table for further details.

9.2 Typical Application

An RS-485 bus consists of multiple transceivers connecting in parallel to a bus cable. To eliminate line reflections, each cable end is terminated with a termination resistor, R_T , whose value matches the characteristic impedance, Z_0 , of the cable. This method, known as parallel termination, allows for higher data rates over longer cable length.




図 9-1. Typical RS-485 Network With Half-Duplex Transceivers

9.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes.

9.2.1.1 Data Rate and Bus Length

There is an inverse relationship between data rate and cable length, which means the higher the data rate, the shorter the cable length; and conversely, the lower the data rate, the longer the cable length. While most RS-485 systems use data rates between 10 kbps and 100 kbps, some applications require data rates up to 300 kbps at distances of 4000 feet and longer. Longer distances are possible by allowing for small signal jitter of up to 5 or 10%.

9.2.1.2 Stub Length

When connecting a node to the bus, the distance between the transceiver inputs and the cable trunk, known as the stub, should be as short as possible. Stubs present a non-terminated piece of bus line which can introduce reflections as the length of the stub increases. As a general guideline, the electrical length, or round-trip delay, of a stub should be less than one-tenth of the rise time of the driver, thus giving a maximum physical stub length as shown in ± 1 .

$$L_{(STUB)} \le 0.1 \times t_r \times v \times c \tag{1}$$

where

- t_r is the 10/90 rise time of the driver
- c is the speed of light (3 × 10⁸ m/s)
- v is the signal velocity of the cable or trace as a factor of c

9.2.1.3 Bus Loading

The RS-485 standard specifies that a compliant driver must be able to driver 32 unit loads (UL), where 1 unit load represents a load impedance of approximately 12 k Ω . Because the THVD14x6 devices consist of 1/8 UL transceivers, connecting up to 256 receivers to the bus is possible.

9.2.1.4 Receiver Failsafe

The differential receivers of the THVD14x6 are failsafe to invalid bus states caused by the following:

- · Open bus conditions, such as a disconnected connector
- · Shorted bus conditions, such as cable damage shorting the twisted-pair together
- Idle bus conditions that occur when no driver on the bus is actively driving

In any of these cases, the differential receiver outputs a failsafe logic high state so that the output of the receiver is not indeterminate.

Receiver failsafe is accomplished by offsetting the receiver thresholds such that the *input indeterminate* range does not include zero volts differential. To comply with the RS-422 and RS-485 standards, the receiver output must output a high when the differential input V_{ID} is more positive than 200 mV, and must output a low when V_{ID} is more negative than -200 mV. The receiver parameters which determine the failsafe performance are V_{IT+} , V_{IT-} , and V_{HYS} (the separation between V_{IT+} and V_{IT-}). As shown in the *Electrical Characteristics* table, differential signals more negative than -200 mV always causes a low receiver output, and differential signals more positive than 200 mV always causes a high receiver output.

When the differential input signal is close to zero, it is still above the V_{IT+} threshold, and the receiver output is high. Only when the differential input is more than V_{HYS} below V_{IT+} does the receiver output transition to a low state. Therefore, the noise immunity of the receiver inputs during a bus fault conditions includes the receiver hysteresis value, V_{HYS} , as well as the value of V_{IT+} .

9.2.1.5 Transient Protection

The bus pins of the THVD14x6 transceiver family include on-chip ESD protection against ± 16 -kV HBM and ± 8 -kV IEC 61000-4-2 contact discharge. The International Electrotechnical Commission (IEC) ESD test is far more severe than the HBM ESD test. The 50% higher charge capacitance, $C_{(S)}$, and 78% lower discharge resistance, $R_{(D)}$, of the IEC model produce significantly higher discharge currents than the HBM model.




図 9-2. HBM and IEC ESD Models and Currents in Comparison (HBM Values in Parenthesis)

The on-chip implementation of IEC ESD protection significantly increases the robustness of equipment. Common discharge events occur because of human contact with connectors and cables. Designers may choose to implement protection against longer duration transients, typically referred to as surge transients.

EFTs are generally caused by relay-contact bounce or the interruption of inductive loads. Surge transients often result from lightning strikes (direct strike or an indirect strike which induce voltages and currents), or the switching of power systems, including load changes and short circuit switching. These transients are often encountered in industrial environments, such as factory automation and power-grid systems.

☑ 9-3 compares the pulse-power of the EFT and surge transients with the power caused by an IEC ESD transient. The left hand diagram shows the relative pulse-power for a 0.5-kV surge transient and 4-kV EFT transient, both of which dwarf the 10-kV ESD transient visible in the lower-left corner. 500-V surge transients are representative of events that may occur in factory environments in industrial and process automation.

The right hand diagram shows the pulse-power of a 6-kV surge transient, relative to the same 0.5-kV surge transient. 6-kV surge transients are most likely to occur in power generation and power-grid systems.




図 9-3. Power Comparison of ESD, EFT, and Surge Transients

In the event of surge transients, high-energy content is characterized by long pulse duration and slow decaying pulse power. The electrical energy of a transient that is dumped into the internal protection cells of a transceiver is converted into thermal energy, which heats and destroys the protection cells, thus destroying the transceiver.

9-4 shows the large differences in transient energies for single ESD, EFT, surge transients, and an EFT pulse train that is commonly applied during compliance testing.




図 9-4. Comparison of Transient Energies

9.2.2 Detailed Design Procedure

In order to protect bus nodes against high-energy transients, the implementation of external transient protection devices is necessary. \boxtimes 9-5 suggests a protection circuit against 1 kV surge (IEC 61000-4-5) transients. $\not\equiv$ 9-1 shows the associated bill of materials.




図 9-5. Transient Protection Against Surge Transients for Half-Duplex Devices

DEVICE **FUNCTION ORDER NUMBER** MANUFACTURER(1) **XCVR** RS-485 transceiver THVD1406 ΤI R1 CRCW0603010RJNEAHP Vishay 10-Ω, pulse-proof thick-film resistor R2 TVS Bidirectional 400-W transient suppressor CDSOT23-SM712 Bourns

表 9-1. Bill of Materials

(1) See the Third-Party Products Disclaimer

9.2.3 Application Curves




図 9-6. THVD1426 Waveforms Showing Auto-Direction Control Using D Input

10 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, each supply should be decoupled with a 100 nF ceramic capacitor located as close to the supply pins as possible. This helps to reduce supply voltage ripple



present on the outputs of switched-mode power supplies and also helps to compensate for the resistance and inductance of the PCB power planes.

11 Layout

11.1 Layout Guidelines

Robust and reliable bus node design often requires the use of external transient protection devices in order to protect against surge transients that may occur in industrial environments. Since these transients have a wide frequency bandwidth (from approximately 3 MHz to 300 MHz), high-frequency layout techniques should be applied during PCB design.

- 1. Place the protection circuitry close to the bus connector to prevent noise transients from propagating across the board.
- 2. Use V_{CC} and ground planes to provide low inductance. Note that high-frequency currents tend to follow the path of least impedance and not the path of least resistance.
- 3. Design the protection components into the direction of the signal path. Do not force the transient currents to divert from the signal path to reach the protection device.
- 4. Apply 100-nF to 220-nF decoupling capacitors as close as possible to the V_{CC} pins of transceiver, UART and/or controller ICs on the board.
- 5. Use at least two vias for V_{CC} and ground connections of decoupling capacitors and protection devices to minimize effective via inductance.
- 6. Use 1-k Ω to 10-k Ω pull-up resistors for \overline{RE} and \overline{SHDN} lines to connect them together to V_{CC} to reduce the number of GPIO lines to MCU or the number of isolation channels.
- 7. Insert pulse-proof resistors into the A and B bus lines if the TVS clamping voltage is higher than the specified maximum voltage of the transceiver bus pins. These resistors limit the residual clamping current into the transceiver and prevent it from latching up.
- 8. While pure TVS protection is sufficient for surge transients up to 1 kV, higher transients require metal-oxide varistors (MOVs) which reduce the transients to a few hundred volts of clamping voltage, and transient blocking units (TBUs) that limit transient current to less than 1 mA.

11.2 Layout Example




図 11-1. Layout Example






図 11-2. Layout Example for Co-layout of SOIC (D) and SOT (DRL) Packages

12 Device and Documentation Support

12.1 Device Support

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 サポート・リソース

TI E2E[™] サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。 TI の使用条件を参照してください。

12.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

www.ti.com 5-Aug-2023

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
THVD1406DR	ACTIVE	SOIC	D	8	3000	RoHS & Green	(6) NIPDAU	Level-1-260C-UNLIM	-40 to 125	1406	Comples
TI II /D 4 400 D D I D	A OT!) (F	007.51/0	551		1000	D 110 0 0	0 11 71 1 001		40.4.405	T100	Samples
THVD1406DRLR	ACTIVE	SOT-5X3	DRL	8	4000	RoHS & Green	Call TI SN	Level-1-260C-UNLIM	-40 to 125	T406	Samples
THVD1426DR	ACTIVE	SOIC	D	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1426	Samples
THVD1426DRLR	ACTIVE	SOT-5X3	DRL	8	4000	RoHS & Green	Call TI SN	Level-1-260C-UNLIM	-40 to 125	T426	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

www.ti.com 5-Aug-2023

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated