SLOS195H - FEBRUARY 1997 - REVISED JUNE 2007


Low Supply-Voltage
 Operation . . . V_{CC} = ±1 V Min

Wide Bandwidth . . . 7 MHz Typ at V_{CC}± = ±2.5 V


- High Slew Rate . . . 3 V/μs Typ at V_{CC}± = ±2.5 V
- Wide Output Voltage Swing . . . \pm 2.4 V Typ at V_{CC} \pm = \pm 2.5 V, R_L = 10 k Ω
- Low Noise . . . 8 nV/ $\sqrt{\text{Hz}}$ Typ at f = 1 kHz



The TLV236x devices are high-performance dual operational amplifiers built using an original Texas Instruments bipolar process. These devices can be operated at a very low supply



TLV2362 . . . D, DGK, P, PS, OR PW PACKAGE (TOP VIEW)



voltage (± 1 V), while maintaining a wide output swing. The TLV236x devices offer a dramatically improved dynamic range of signal conditioning in low-voltage systems. The TLV236x devices also provide higher performance than other general-purpose operational amplifiers by combining higher unity-gain bandwidth and faster slew rate. With their low distortion and low-noise performance, these devices are well suited for audio applications.

ORDERING INFORMATION

T _A	PACKAGE	;t	ORDERABLE PART NUMBER	TOP-SIDE MARKING [‡]	
000 to 7000	COT 00 5 (DDV)	Reel of 3000	TLV2361CDBVR	VOO	
−0°C to 70°C	SOT-23-5 (DBV)	Reel of 250	TLV2361CDBVT	YC3_	
	COT 00 5 (DDV)	Reel of 3000	TLV2361IDBVR	V04	
	SOT-23-5 (DBV)	Reel of 250	TLV2361IDBVT	YC4_	
	MSOP/VSSOP (DGK)	Reel of 2500	TLV2362IDGKR	YBS	
	PDIP (P)	Tube of 50	TLV2362IP	TLV2362IP	
-40°C to 85°C	0010 (D)	Tube of 75	TLV2362ID	00001	
	SOIC (D)	Reel of 2500	TLV2362IDR	23621	
	SOP (PS)	Reel of 2000	TLV2362IPSR	TY2362	
	TOCOD (DM)	Tube of 150	TLV2362IPW	7/0000	
	TSSOP (PW)	Reel of 2000	TLV2362IPWR	TY2362	

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



[‡] DBV: The actual top-side marking has one additional character that designates the wafer fab/assembly site.

SLOS195H - FEBRUARY 1997 - REVISED JUNE 2007

equivalent schematic (each amplifier)



ACTUAL DEVICE COMPONENT COUNT									
COMPONENT	TLV2362								
Transistors	30	46							
Resistors	6	11							
Diodes	1	1							
Capacitors	2	4							
JFET	1	1							

SLOS195H - FEBRUARY 1997 - REVISED JUNE 2007

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC+} (see Note 1)		35 V
Supply voltage, V _{CC} (see Note 1)		
Differential input voltage, V _{ID} (see Note 2)		±3.5 V
Input voltage, V _I (any input) (see Notes 1 and 3)		V _{CC} ±
Output voltage, VO		±3.5 V
Output current, I _O		
Duration of short-circuit current at (or below) 25°C (or		
Package thermal impedance, θ_{JA} (see Notes 4 and 5): D package	97°C/W
	DBV package	206°C/W
	DGK package	172°C/W
	P package	85°C/W
	PS package	95°C/W
	PW package	
Operating virtual junction temperature, T.J		150°C
Lead temperature 1,6 mm (1/16 inch) from case for 1	0 seconds	260°C
Storage temperature range, T _{stg}		

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between V_{CC-} and V_{CC-}

- 2. Differential voltages are at IN+ with respect to IN-.
- All input voltage values must not exceed V_{CC}.
 Maximum power dissipation is a function of T_J(max), θ_{JA}, and T_A. The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) - T_A)/\theta_{JA}$. Selecting the maximum of 150°C can affect reliability.
- 5. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions

			MIN	MAX	UNIT	
V_{CC}	Supply voltage		±1	±2.5	V	
_	TLV23610	;	0	70	ô	
IA	Operating free-air temperature TLV2361I,	TLV2362I	-40	85	85	

SLOS195H - FEBRUARY 1997 - REVISED JUNE 2007

TLV2361 and TLV2362 electrical characteristics, $V_{CC}\pm$ = ± 1.5 V (unless otherwise noted)

	PARAMETER	TE	ST CONDITIONS		T _A	MIN	TYP	MAX	UNIT		
V	Input offset voltage	V =0	V _{IC} = 0		25°C		1	6	mV		
V _{IO}	input oliset voltage	$V_{O} = 0$,	V _{IC} = 0		Full range			7.5	111 V		
	Innut offeet europa	V 0	$V_{IC} = 0$		25°C		5	100	~ ^		
I _{IO}	Input offset current	$V_{O}=0,$	Full range			150	nA				
	land this accompant	V 0	V _{IC} = 0		25°C		20	150	- 1		
I _{IB} Input bias current		$V_{O}=0$,	Full range			250	nA				
V	Common-mode input	N 1 < 7.5 m)/	1 1 × 7 5 m)/			±0.5			V		
V _{IC}	voltage	$ V_{IO} \le 7.5 \text{ mV}$		Full range	±0.5			V			
, Maximum positive-peak		$R_L = 10 \text{ k}\Omega$		25°C	1.2	1.4		V			
V _{OM} +	output voltage	$R_L \ge 10 \text{ k}\Omega$		Full range	1.2			V			
.,	Maximum negative-peak	$R_L = 10 \text{ k}\Omega$			25°C	-1.2	-1.4		٧		
V _{OM} -	output voltage	$R_L \ge 10 \text{ k}\Omega$		Full range	-1.2			V			
	Supply current	v 0	Madaad		25°C		1.4	2.25	mA		
Icc	(per amplifier)	$V_{O}=0,$	No load		Full range			2.75	mA		
	Large-signal differential	V 14.V	D 401-0	TLV2361	0500	60	80		.ID		
A_{VD}	voltage amplification	$V_{O} = \pm 1 V$,	$R_L = 10 \text{ k}\Omega$	TLV2362	25°C		55		dB		
CMRR	Common-mode rejection ratio	V _{IC} = ±0.5 V			25°C		75		dB		
k _{SVR}	Supply-voltage rejection ratio	$V_{CC} \pm = \pm 1.5 \text{ V to}$	o ±2.5 V		25°C		80	_	dB		

TLV2361 and TLV2362 operating characteristics, $V_{CC}\pm=\pm1.5$ V, $T_A=25^{\circ}C$

	PARAMETER		TYP	UNIT		
SR	Slew rate	A _V = 1,	$V_{I} = \pm 0.5 \text{ V}$		2.5	V/μs
B ₁	Unity-gain bandwidth	$A_V = 40,$	$R_L = 10 \text{ k}\Omega$,	C _L = 100 pF	6	MHz
V _n	Equivalent input noise voltage	$R_S = 100 \Omega$,	$R_F = 10 \text{ k}\Omega$,	f = 1 kHz	9	nV/√ Hz

SLOS195H - FEBRUARY 1997 - REVISED JUNE 2007

TLV2361 and TLV2362 electrical characteristics, $V_{CC}\pm$ = ±2.5 V (unless otherwise noted)

	PARAMETER	Т	EST CONDITIONS	3	T _A	MIN	TYP	MAX	UNIT	
V	Innut offeet veltage	V 0	V 0		25°C		1	6	mV	
V _{IO}	Input offset voltage	$V_{O} = 0$,	$V_{IC} = 0$	Full range			7.5	IIIV		
1	Input offset current	V 0			25°C		5	100	^	
I _{IO}	input onset current	$V_{O} = 0$,	$V_{IC} = 0$	Full range			150	nA		
	Innut high augment	V 0	V 0		25°C		20	150	nA	
I _{IB}	Input bias current	$V_{O} = 0$,	$V_{IC} = 0$		Full range			250	ΠA	
\	Common-mode input			25°C	±1.5			V		
V _{IC}	voltage	$ V_{IO} \le 7.5 \text{ mV}$		Full range	±1.4			V		
.,	Maximum positive-peak	$R_L = 10 \text{ k}\Omega$		25°C	2	2.4		٧		
V _{OM+}	output voltage	$R_L \geq 10 \; k\Omega$		Full range	2			V		
.,	Maximum negative-peak	$R_L = 10 \text{ k}\Omega$			25°C	-2	-2.4		٧	
V _{OM} _	output voltage	$R_L \geq 10 \; k\Omega$		Full range	-2			V		
	Supply current	V 0	No load		25°C		1.75	2.5	m 1	
Icc	(per amplifier)	$V_{O} = 0$,	NO IOau		Full range			3	mA	
_	Large-signal differential	$V_{O} = \pm 1 \ V_{O}$	P = 10 kO	TLV2361	25°C	60	80		dB	
A _{VD}	voltage amplification	$\mathbf{v}_{O} = \pm \mathbf{i} \ \mathbf{v},$	$R_L = 10 \text{ k}\Omega$	TLV2362	25 C		60		uБ	
CMRR	Common-mode rejection ratio	$V_{IC} = \pm 0.5 \text{ V}$		25°C		85		dB		
k _{SVR}	Supply-voltage rejection ratio	$V_{CC} \pm = \pm 1.5 \text{ V}$	to ±2.5 V		25°C		80		dB	

TLV2361 and TLV2362 operating characteristics, $V_{CC}\pm=\pm2.5$ V, $T_A=25^{\circ}C$

	PARAMETER		TEST CONDITIONS					
SR	Slew rate	$A_V = 1$,	$V_{I} = \pm 0.5 \ V$		3	V/μs		
B ₁	Unity-gain bandwidth	$A_V = 40,$	$R_L = 10 \text{ k}\Omega$,	C _L = 100 pF	7	MHz		
V _n	Equivalent input noise voltage	$R_S = 100 \Omega$,	$R_F = 10 \text{ k}\Omega$,	f = 1 kHz	8	nV/√ Hz		
THD + N	Total harmonic distortion, plus noise	$A_V = 1$,	$V_0 = \pm 1.2 \text{ V},$	$R_L = 10 \text{ k}\Omega$, $f = 3 \text{ kHz}$	0.004	%		


SLOS195H - FEBRUARY 1997 - REVISED JUNE 2007


TYPICAL CHARACTERISTICS


Table of Graphs


-	
GRAPH TITLE	FIGURE
Supply current vs Free-air temperature	1
Supply current vs Supply voltage	2
Maximum positive output voltage vs Output current	3
Maximum negative output voltage vs Output current	4
Maximum peak-to-peak output voltage vs Frequency	5
Equivalent input noise voltage vs Frequency	6
Total harmonic distortion vs Frequency	7
Total harmonic distortion vs Output voltage	8

TYPICAL CHARACTERISTICS












TYPICAL CHARACTERISTICS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE FREQUENCY V_{O(PP)} - Maximum Peak-to-Peak Output Voltage - V $V_{CC}\pm = \pm 2.5 \text{ V}$ 3 $V_{CC}^{\pm} = \pm 1.5 \text{ V}$ 2 $T_A = 25^{\circ}C$ $R_L = 10 \text{ k}\Omega$ 0 1 k 10 k 100 k 1 M 10 M f - Frequency - Hz

Figure 5







www.ti.com 6-Apr-2024

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV2361CDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	(YC3B, YC3G, YC3J, YC3L)	Samples
TLV2361CDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	(YC3B, YC3G, YC3J, YC3L)	Samples
TLV2361IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	(YC4B, YC4G, YC4J, YC4L)	Samples
TLV2361IDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	(YC4B, YC4G, YC4J, YC4L)	Samples
TLV2362ID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	23621	Samples
TLV2362IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(YBL, YBS, YBU)	Samples
TLV2362IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	23621	Samples
TLV2362IP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	TLV2362IP	Samples
TLV2362IPWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TY2362	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

www.ti.com 6-Apr-2024

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 21-Jan-2024

TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO W Cavity A0

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV2361CDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV2361CDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV2361CDBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV2361IDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV2361IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV2361IDBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV2362IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TLV2362IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2362IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2362IPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1



www.ti.com 21-Jan-2024



*All dimensions are nominal

7 till dillitoriolorio di o riorininal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV2361CDBVR	SOT-23	DBV	5	3000	203.0	203.0	35.0
TLV2361CDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV2361CDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV2361IDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV2361IDBVR	SOT-23	DBV	5	3000	203.0	203.0	35.0
TLV2361IDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV2362IDGKR	VSSOP	DGK	8	2500	346.0	346.0	35.0
TLV2362IDGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
TLV2362IDR	SOIC	D	8	2500	340.5	338.1	20.6
TLV2362IPWR	TSSOP	PW	8	2000	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 21-Jan-2024

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TLV2362ID	D	SOIC	8	75	507	8	3940	4.32
TLV2362IP	Р	PDIP	8	50	506	13.97	11230	4.32





NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.





NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.





NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated