



# TLVx369 コスト最適化された800nA、1.8V、クロスオーバー歪み0の レール・ツー・レールI/Oオペアンプ

## 1 特長

- コスト最適化された高精度アンプ *nanoPower*: 800nA/Ch (標準値)
- 低いオフセット電圧: 400 $\mu$ V (標準値)
- レール・ツー・レールの入出力
- クロスオーバー歪みが0
- 低いオフセット・ドリフト: 0.5  $\mu$ V/ $^{\circ}$ C (標準値)
- ゲイン帯域幅積: 12kHz
- 電源電圧: 1.8V~5.5V
- microSize*パッケージ: SC70-5、VSSOP-8

## 2 アプリケーション

- 血糖値計
- 試験用機器
- 低電力のセンサ・シグナル・コンディショニング
- ポータブル・デバイス

## 3 概要

TLV369ファミリはシングルおよびデュアルのオペアンプで、コスト最適化された世代の1.8V *nanopower*アンプを代表する製品です。

クロスオーバー歪みが0の回路により、これらのアンプは同相モードの入力範囲全体にわたって高い直線性を持ち、クロスオーバー歪みがないため、真のレール・ツー・レール入力が可能で、1.8V~5.5Vの単一電源で動作します。このファミリは、業界標準の公称電圧3.0V、3.3V、5.0Vとも互換性があります。


TLV369 (シングル・バージョン)は5ピンのSC70パッケージで提供されます。TLV2369 (デュアル・バージョン)は8ピンのVSSOPおよびSOICパッケージで提供されます。

### 製品情報<sup>(1)</sup>

| 型番      | パッケージ     | 本体サイズ(公称)     |
|---------|-----------|---------------|
| TLV369  | SC70 (5)  | 2.00mm×1.25mm |
| TLV2369 | VSSOP (8) | 3.00mm×3.00mm |
|         | SOIC (8)  | 4.90mm×3.91mm |

(1) 提供されているすべてのパッケージについては、巻末の注文情報を参照してください。

### TLV369ファミリでは、電源電圧範囲の全体にわたって クロスオーバー歪みを排除できます



## 目次


|          |                                              |           |           |                                             |           |
|----------|----------------------------------------------|-----------|-----------|---------------------------------------------|-----------|
| <b>1</b> | <b>特長</b> .....                              | <b>1</b>  | 7.4       | Device Functional Modes.....                | <b>11</b> |
| <b>2</b> | <b>アプリケーション</b> .....                        | <b>1</b>  | <b>8</b>  | <b>Application and Implementation</b> ..... | <b>12</b> |
| <b>3</b> | <b>概要</b> .....                              | <b>1</b>  | 8.1       | Application Information.....                | <b>12</b> |
| <b>4</b> | <b>改訂履歴</b> .....                            | <b>2</b>  | 8.2       | Typical Application .....                   | <b>12</b> |
| <b>5</b> | <b>Pin Configuration and Functions</b> ..... | <b>3</b>  | 8.3       | System Examples .....                       | <b>14</b> |
| <b>6</b> | <b>Specifications</b> .....                  | <b>4</b>  | <b>9</b>  | <b>Power Supply Recommendations</b> .....   | <b>15</b> |
| 6.1      | Absolute Maximum Ratings .....               | <b>4</b>  | <b>10</b> | <b>Layout</b> .....                         | <b>16</b> |
| 6.2      | ESD Ratings .....                            | <b>4</b>  | 10.1      | Layout Guidelines .....                     | <b>16</b> |
| 6.3      | Recommended Operating Conditions.....        | <b>4</b>  | 10.2      | Layout Example .....                        | <b>16</b> |
| 6.4      | Thermal Information: TLV369 .....            | <b>5</b>  | <b>11</b> | <b>デバイスおよびドキュメントのサポート</b> .....             | <b>17</b> |
| 6.5      | Thermal Information: TLV2369 .....           | <b>5</b>  | 11.1      | ドキュメントのサポート .....                           | <b>17</b> |
| 6.6      | Electrical Characteristics.....              | <b>6</b>  | 11.2      | コミュニティ・リソース .....                           | <b>17</b> |
| 6.7      | Typical Characteristics.....                 | <b>7</b>  | 11.3      | 商標 .....                                    | <b>17</b> |
| <b>7</b> | <b>Detailed Description</b> .....            | <b>10</b> | 11.4      | 静電気放電に関する注意事項 .....                         | <b>17</b> |
| 7.1      | Overview .....                               | <b>10</b> | 11.5      | Glossary .....                              | <b>17</b> |
| 7.2      | Functional Block Diagram .....               | <b>10</b> | <b>12</b> | <b>メカニカル、パッケージ、および注文情報</b> .....            | <b>17</b> |
| 7.3      | Feature Description.....                     | <b>11</b> |           |                                             |           |

## 4 改訂履歴

| 日付      | 改訂内容 | 注  |
|---------|------|----|
| 2016年5月 | *    | 初版 |

## 5 Pin Configuration and Functions


**TLV369: DCK Package  
5-Pin SC70  
Top View**




**Pin Functions: TLV369**

| PIN  |                      | I/O | DESCRIPTION                                                            |
|------|----------------------|-----|------------------------------------------------------------------------|
| NAME | TLV369<br>DCK (SC70) |     |                                                                        |
| -IN  | 3                    | I   | Negative (inverting) input                                             |
| +IN  | 1                    | I   | Positive (noninverting) input                                          |
| OUT  | 4                    | O   | Output                                                                 |
| V-   | 2                    | —   | Negative (lowest) power supply or ground (for single-supply operation) |
| V+   | 5                    | —   | Positive (highest) power supply                                        |

**TLV2369: D Package  
8-Pin SOIC  
Top View**



**TLV2369: DGK Package  
8-Pin VSSOP  
Top View**



**Pin Functions: TLV2369**

| PIN   |          |             | I/O | DESCRIPTION                     |
|-------|----------|-------------|-----|---------------------------------|
| NAME  | TLV2369  |             |     |                                 |
|       | D (SOIC) | DGK (VSSOP) |     |                                 |
| –IN A | 2        | 2           | I   | Inverting input, channel A      |
| –IN B | 6        | 6           | I   | Inverting input, channel B      |
| +IN A | 3        | 3           | I   | Noninverting input, channel A   |
| +IN B | 5        | 5           | I   | Noninverting input, channel B   |
| OUT A | 1        | 1           | O   | Output, channel A               |
| OUT B | 7        | 7           | O   | Output, channel B               |
| V–    | 4        | 4           | —   | Negative (lowest) power supply  |
| V+    | 8        | 8           | —   | Positive (highest) power supply |

## 6 Specifications

### 6.1 Absolute Maximum Ratings

 over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|             |                                     | MIN          | MAX          | UNIT |
|-------------|-------------------------------------|--------------|--------------|------|
| Voltage     | Supply, $V_S = (V+) - (V-)$         | 0            | +7           | V    |
|             | Signal input pin <sup>(2)</sup>     | $(V-) - 0.5$ | $(V+) + 0.5$ | V    |
| Current     | Signal input pin <sup>(2)</sup>     | –10          | 10           | mA   |
|             | Output short-circuit <sup>(3)</sup> | Continuous   |              | mA   |
| Temperature | Operating, $T_A$                    | –40          | 125          | °C   |
|             | Junction, $T_J$                     |              | 150          | °C   |
|             | Storage, $T_{stg}$                  | –65          | 150          | °C   |

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Input pins are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5 V beyond the supply rails must be current limited to 10 mA or less.
- (3) Short-circuit to  $V_S / 2$ , one amplifier per package.

### 6.2 ESD Ratings

over operating free-air temperature range (unless otherwise noted).

|                                     |                                                                                | VALUE | UNIT |
|-------------------------------------|--------------------------------------------------------------------------------|-------|------|
| $V_{(ESD)}$ Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>              | ±4000 | V    |
|                                     | Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup> | ±1500 |      |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted).

|       |                       | MIN | NOM | MAX | UNIT |
|-------|-----------------------|-----|-----|-----|------|
| $V_S$ | Supply voltage        | 1.8 |     | 5.5 | V    |
|       | Specified temperature | –40 |     | 85  | °C   |

## 6.4 Thermal Information: TLV369

| THERMAL METRIC <sup>(1)</sup> |                                              | TLV369     | UNIT |
|-------------------------------|----------------------------------------------|------------|------|
|                               |                                              | DCK (SC70) |      |
|                               |                                              | 5 PINS     |      |
| $R_{\theta JA}$               | Junction-to-ambient thermal resistance       | 293.3      | °C/W |
| $R_{\theta JC(top)}$          | Junction-to-case (top) thermal resistance    | 95.2       | °C/W |
| $R_{\theta JB}$               | Junction-to-board thermal resistance         | 83.4       | °C/W |
| $\Psi_{JT}$                   | Junction-to-top characterization parameter   | 2.9        | °C/W |
| $\Psi_{JB}$                   | Junction-to-board characterization parameter | 82.4       | °C/W |
| $R_{\theta JC(bot)}$          | Junction-to-case (bottom) thermal resistance | n/a        | °C/W |

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

## 6.5 Thermal Information: TLV2369

| THERMAL METRIC <sup>(1)</sup> |                                              | TLV2369  |             | UNIT |
|-------------------------------|----------------------------------------------|----------|-------------|------|
|                               |                                              | D (SOIC) | DGK (VSSOP) |      |
|                               |                                              | 8 PINS   | 8 PINS      |      |
| $R_{\theta JA}$               | Junction-to-ambient thermal resistance       | 121.5    | 168.5       | °C/W |
| $R_{\theta JC(top)}$          | Junction-to-case (top) thermal resistance    | 66.3     | 58.1        | °C/W |
| $R_{\theta JB}$               | Junction-to-board thermal resistance         | 62.5     | 88.9        | °C/W |
| $\Psi_{JT}$                   | Junction-to-top characterization parameter   | 22.8     | 9.3         | °C/W |
| $\Psi_{JB}$                   | Junction-to-board characterization parameter | 61.9     | 87.6        | °C/W |
| $R_{\theta JC(bot)}$          | Junction-to-case (bottom) thermal resistance | n/a      | n/a         | °C/W |

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).


## 6.6 Electrical Characteristics

$V_S$  (total supply voltage) = 1.8 V to 5.5 V; at  $T_A = 25^\circ\text{C}$ , and  $R_L = 100\text{ k}\Omega$  connected to  $V_S / 2$  (unless otherwise noted)


| PARAMETER            |                                | TEST CONDITIONS                                                                             | MIN | TYP                           | MAX  | UNIT             |
|----------------------|--------------------------------|---------------------------------------------------------------------------------------------|-----|-------------------------------|------|------------------|
| OFFSET VOLTAGE       |                                |                                                                                             |     |                               |      |                  |
| V <sub>OS</sub>      | Input offset voltage           | At T <sub>A</sub> = 25°C                                                                    |     | 0.4                           | 2    | mV               |
|                      |                                | At T <sub>A</sub> = −40°C to +85°C                                                          |     | 0.85                          |      |                  |
| dV <sub>OS</sub> /dT | Drift                          | At T <sub>A</sub> = −40°C to +85°C                                                          |     | 0.5                           |      | μV/°C            |
| PSRR                 | Power-supply rejection ratio   | V <sub>S</sub> = 1.8 V to 5.5 V                                                             | 80  | 94                            |      | dB               |
| INPUT VOLTAGE RANGE  |                                |                                                                                             |     |                               |      |                  |
| V <sub>CM</sub>      | Common-mode voltage range      |                                                                                             | V−  |                               | V+   | V                |
| CMRR                 | Common-mode rejection ratio    | (V−) ≤ V <sub>CM</sub> ≤ (V+)                                                               | 80  | 110                           |      | dB               |
| INPUT BIAS CURRENT   |                                |                                                                                             |     |                               |      |                  |
| I <sub>B</sub>       | Input bias current             | At T <sub>A</sub> = 25°C                                                                    |     | 10                            |      | pA               |
|                      |                                | At T <sub>A</sub> = −40°C to +85°C                                                          |     | See <a href="#">Figure 8</a>  |      |                  |
| I <sub>OS</sub>      | Input offset current           |                                                                                             |     | 10                            |      | pA               |
| INPUT IMPEDANCE      |                                |                                                                                             |     |                               |      |                  |
| Z <sub>ID</sub>      | Differential                   |                                                                                             |     | 10 <sup>13</sup>    3         |      | Ω    pF          |
| Z <sub>IC</sub>      | Common-mode                    |                                                                                             |     | 10 <sup>13</sup>    6         |      | Ω    pF          |
| NOISE                |                                |                                                                                             |     |                               |      |                  |
| E <sub>n</sub>       | Input voltage noise            | f = 0.1 Hz to 10 Hz                                                                         |     | 4                             |      | μV <sub>PP</sub> |
| e <sub>n</sub>       | Input voltage noise density    | f = 1 kHz                                                                                   |     | 300                           |      | nV/√Hz           |
| i <sub>n</sub>       | Input current noise density    | f = 1 kHz                                                                                   |     | 1                             |      | fA/√Hz           |
| OPEN-LOOP GAIN       |                                |                                                                                             |     |                               |      |                  |
| A <sub>OL</sub>      | Open-loop voltage gain         | At V <sub>S</sub> = 5.5 V, 100 mV ≤ V <sub>O</sub> ≤ (V+) − 100 mV, R <sub>L</sub> = 100 kΩ |     | 130                           |      | dB               |
|                      |                                | At V <sub>S</sub> = 5.5 V, 500 mV ≤ V <sub>O</sub> ≤ (V+) − 500 mV, R <sub>L</sub> = 10 kΩ  | 80  | 120                           |      |                  |
| OUTPUT               |                                |                                                                                             |     |                               |      |                  |
| V <sub>O</sub>       | Voltage output swing from rail | R <sub>L</sub> = 10 kΩ                                                                      |     |                               | 25   | mV               |
| I <sub>SC</sub>      | Short-circuit current          |                                                                                             |     | 10                            |      | mA               |
| C <sub>LOAD</sub>    | Capacitive load drive          |                                                                                             |     | See <a href="#">Figure 10</a> |      |                  |
| FREQUENCY RESPONSE   |                                |                                                                                             |     |                               |      |                  |
| GBP                  | Gain bandwidth product         |                                                                                             |     | 12                            |      | kHz              |
| SR                   | Slew rate                      | G = 1                                                                                       |     | 0.005                         |      | V/μs             |
| t <sub>OR</sub>      | Overload recovery time         | V <sub>IN</sub> × gain = V <sub>S</sub>                                                     |     | 250                           |      | μs               |
| POWER SUPPLY         |                                |                                                                                             |     |                               |      |                  |
| V <sub>S</sub>       | Specified voltage range        |                                                                                             | 1.8 |                               | 5.5  | V                |
| I <sub>Q</sub>       | Quiescent current              | I <sub>O</sub> = 0 mA, at V <sub>S</sub> = 5.5 V                                            |     | 800                           | 1300 | nA               |
| TEMPERATURE          |                                |                                                                                             |     |                               |      |                  |
|                      | Specified range                |                                                                                             | −40 |                               | 85   | °C               |
| T <sub>A</sub>       | Operating range                |                                                                                             | −40 |                               | 125  | °C               |

## 6.7 Typical Characteristics


at  $T_A = 25^\circ\text{C}$ ,  $V_S = 5\text{ V}$ , and  $R_L = 100\text{ k}\Omega$  connected to  $V_S / 2$  (unless otherwise noted)




**Figure 1. Normalized Offset Voltage vs Common-Mode Voltage**




**Figure 2. 0.1-Hz to 10-Hz Noise**




**Figure 3. Open-Loop Gain and Phase vs Frequency**



**Figure 4. Open-Loop Gain vs Temperature**



**Figure 5. Common-Mode Rejection Ratio vs Frequency**



**Figure 6. Output Voltage Swing from Rail vs Temperature**

## Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S = 5\text{ V}$ , and  $R_L = 100\text{ k}\Omega$  connected to  $V_S / 2$  (unless otherwise noted)




Figure 7. Maximum Output Voltage vs Frequency




Figure 8. Input Bias Current vs Temperature




Figure 9. Open-Loop Output Impedance vs Frequency




Figure 10. Small-Signal Overshoot vs Capacitive Load




Figure 11. Small-Signal Step Response





Figure 12. Large-Signal Step Response

## Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S = 5\text{ V}$ , and  $R_L = 100\text{ k}\Omega$  connected to  $V_S / 2$  (unless otherwise noted)




**Figure 13. Overload Recovery**

## 7 Detailed Description

### 7.1 Overview

The TLVx369 family of operational amplifiers minimizes power consumption and operates on supply voltages as low as 1.8 V. The zero-crossover distortion circuitry enables high linearity over the full input common-mode range, achieving true rail-to-rail input from a 1.8-V to 5.5-V single supply.

### 7.2 Functional Block Diagram



## 7.3 Feature Description

### 7.3.1 Operating Voltage

The TLV369 series op amps are fully specified and tested from 1.8 V to 5.5 V ( $\pm 0.9$  V to  $\pm 2.75$  V). Parameters that vary significantly with supply voltage are described in the [Typical Characteristics](#) section.

### 7.3.2 Input Common-Mode Voltage Range


The TLV369 family is designed to eliminate the input offset transition region typically present in most rail-to-rail, complementary-stage operational amplifiers, allowing the TLV369 family of amplifiers to provide superior common-mode performance over the entire input range.

The input common-mode voltage range of the TLV369 family typically extends to each supply rail. CMRR is specified from the negative rail to the positive rail; see [Figure 1](#), *Normalized Offset Voltage vs Common-Mode Voltage*.

### 7.3.3 Protecting Inputs from Overvoltage

Input currents are typically 10 pA. However, large inputs (greater than 500 mV beyond the supply rails) can cause excessive current to flow in or out of the input pins. Therefore, in addition to keeping the input voltage between the supply rails, the input current must also be limited to less than 10 mA. This limiting is easily accomplished with an input resistor, as shown in [Figure 14](#).

A current-limiting resistor is required if the input voltage exceeds the supply rails by  $\geq 0.5$  V.



Copyright © 2016, Texas Instruments Incorporated

**Figure 14. Input Current Protection for Voltages That Exceed the Supply Voltage**

## 7.4 Device Functional Modes

The TLV369 family has a single functional mode. These devices are powered on as long as the power-supply voltage is between 1.8 V ( $\pm 0.9$  V) and 5.5 V ( $\pm 2.75$  V).

## 8 Application and Implementation

### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

When designing for ultra-low power, choose system components carefully. To minimize current consumption, select large-value resistors. Any resistors can react with stray capacitance in the circuit and the input capacitance of the operational amplifier. These parasitic RC combinations can affect the stability of the overall system. Use of a feedback capacitor assures stability and limits overshoot or gain peaking.

### 8.2 Typical Application

A typical application for an operational amplifier is an inverting amplifier, as shown in [Figure 15](#). An inverting amplifier takes a positive voltage on the input and outputs a signal inverted to the input, making a negative voltage of the same magnitude. In the same manner, the amplifier also makes negative input voltages positive on the output. In addition, amplification can be added by selecting the input resistor  $R_I$  and the feedback resistor  $R_F$ .



Copyright © 2016, Texas Instruments Incorporated

**Figure 15. Application Schematic**

#### 8.2.1 Design Requirements

The supply voltage must be chosen to be larger than the input voltage range and the desired output range. The limits of the input common-mode range ( $V_{CM}$ ) and the output voltage swing to the rails ( $V_O$ ) must also be considered. For instance, this application scales a signal of  $\pm 0.5$  V (1 V) to  $\pm 1.8$  V (3.6 V). Setting the supply at  $\pm 2.5$  V is sufficient to accommodate this application.

## Typical Application (continued)

### 8.2.2 Detailed Design Procedure

Determine the gain required by the inverting amplifier using [Equation 1](#) and [Equation 2](#):


$$A_V = \frac{V_{OUT}}{V_{IN}} \quad (1)$$

$$A_V = \frac{1.8}{-0.5} = -3.6 \quad (2)$$

When the desired gain is determined, choose a value for  $R_I$  or  $R_F$ . Choosing a value in the kilohm range is desirable for general-purpose applications because the amplifier circuit uses currents in the milliamp range. This milliamp current range ensures that the device does not draw too much current. The trade-off is that very large resistors (100s of kilohms) draw the smallest current but generate the highest noise. Very small resistors (100s of ohms) generate low noise but draw high current. This example uses 10 k $\Omega$  for  $R_I$ , meaning 36 k $\Omega$  is used for  $R_F$ . These values are determined by [Equation 3](#):

$$A_V = -\frac{R_F}{R_I} \quad (3)$$

### 8.2.3 Application Curve




**Figure 16. Inverting Amplifier Input and Output**

## 8.3 System Examples

### 8.3.1 Battery Monitoring

The low operating voltage and quiescent current of the TLV369 series make the family an excellent choice for battery-monitoring applications, as shown in [Figure 17](#).



Copyright © 2016, Texas Instruments Incorporated

**Figure 17. Battery Monitor**

In this circuit,  $V_{STATUS}$  is high as long as the battery voltage remains above 2 V. A low-power reference is used to set the trip point. Resistor values are selected as follows:

1. Selecting  $R_F$ : Select  $R_F$  such that the current through  $R_F$  is approximately 1000 times larger than the maximum bias current over temperature, as given by [Equation 4](#):

$$\begin{aligned} R_F &= \frac{V_{REF}}{1000 (I_{BMAX})} \\ &= \frac{1.2 \text{ V}}{1000 (50 \text{ pA})} \\ &= 24 \text{ M}\Omega \approx 20 \text{ M}\Omega \end{aligned} \tag{4}$$

2. Choose the hysteresis voltage,  $V_{HYST}$ . For battery-monitoring applications, 50 mV is adequate.
3. Calculate  $R_1$  as calculated by [Equation 5](#):

$$R_1 = R_F \left( \frac{V_{HYST}}{V_{BATT}} \right) = 20 \text{ M}\Omega \left( \frac{50 \text{ mV}}{2.4 \text{ V}} \right) = 420 \text{ k}\Omega \tag{5}$$

4. Select a threshold voltage for  $V_{IN}$  rising ( $V_{THRS}$ ) = 2.0 V.
5. Calculate  $R_2$  as given by [Equation 6](#):

$$\begin{aligned} R_2 &= \frac{1}{\left[ \left( \frac{V_{THRS}}{V_{BATT}} \right) - \frac{1}{R_1} - \frac{1}{R_1} \right]} \\ &= \frac{1}{\left[ \left( \frac{2 \text{ V}}{1.2 \text{ V} \times 420 \text{ k}\Omega} \right) - \frac{1}{420 \text{ k}\Omega} - \frac{1}{20 \text{ M}\Omega} \right]} \\ &= 650 \text{ k}\Omega \end{aligned} \tag{6}$$


6. Calculate  $R_{BIAS}$ : The minimum supply voltage for this circuit is 1.8 V. The REF1112 has a current requirement of 1.2  $\mu$ A (max). Providing the REF1112 with 2  $\mu$ A of supply current assures proper operation. Therefore,  $R_{BIAS}$  is as given by [Equation 7](#).

$$R_{BIAS} = \frac{V_{BATTMIN}}{I_{BIAS}} = \frac{1.8 \text{ V}}{2 \mu\text{A}} = 0.9 \text{ M}\Omega \tag{7}$$

## System Examples (continued)

### 8.3.2 Window Comparator

Figure 18 shows the TLV2369 used as a window comparator. The threshold limits are set by  $V_H$  and  $V_L$ , with  $V_H$  greater than  $V_L$ . When  $V_{IN}$  is less than  $V_H$ , the output of A1 is low. When  $V_{IN}$  is greater than  $V_L$ , the output of A2 is low. Therefore, both op amp outputs are at 0 V as long as  $V_{IN}$  is between  $V_H$  and  $V_L$ . This architecture results in no current flowing through either diode, Q1 is in cutoff, with the base voltage at 0 V, and  $V_{OUT}$  forced high.



Copyright © 2016, Texas Instruments Incorporated

Figure 18. TLV2369 as a Window Comparator

If  $V_{IN}$  falls below  $V_L$ , the output of A2 is high, current flows through D2, and  $V_{OUT}$  is low. Likewise, if  $V_{IN}$  rises above  $V_H$ , the output of A1 is high, current flows through D1, and  $V_{OUT}$  is low. The window comparator threshold voltages are set as shown by Equation 8 and Equation 9:

$$V_H = \frac{R_2}{R_1 + R_2} \quad (8)$$

$$V_L = \frac{R_4}{R_3 + R_4} \quad (9)$$

## 9 Power Supply Recommendations

The TLV369 family is specified for operation from 1.8 V to 5.5 V ( $\pm 0.9$  V to  $\pm 2.75$  V); many specifications apply from  $-40^\circ\text{C}$  to  $+125^\circ\text{C}$ . The [Typical Characteristics](#) section presents parameters that can exhibit significant variance with regard to operating voltage or temperature.

### CAUTION

Supply voltages larger than 7 V can permanently damage the device (see the [Absolute Maximum Ratings](#) table).

Place 0.1- $\mu\text{F}$  bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement; see the [Layout Guidelines](#) section.


## 10 Layout

### 10.1 Layout Guidelines


For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and the operational amplifier. Use bypass capacitors to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1- $\mu$ F ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single-supply applications.
- Separate grounding for analog and digital portions of the circuitry is one of the simplest and most effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces electromagnetic interference (EMI) noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current. For more detailed information, see *Circuit Board Layout Techniques*, [SLOA089](#).
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicularly is much better than crossing in parallel with the noisy trace.
- Place the external components as close to the device as possible. Keep  $R_F$  and  $R_G$  close to the inverting input in order to minimize parasitic capacitance, as shown in [Figure 19](#).
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

### 10.2 Layout Example



**Figure 19. Operational Amplifier Board Layout for Noninverting Configuration**



Copyright © 2016, Texas Instruments Incorporated

**Figure 20. Schematic Representation of [Figure 19](#)**

## 11 デバイスおよびドキュメントのサポート

### 11.1 ドキュメントのサポート

#### 11.1.1 関連資料

以下に紹介するのは、TLVx369の使用に関連し、参照用として推奨されるドキュメントです。特記されていない限り、これらのドキュメントは[www.ti.com](http://www.ti.com)からダウンロードできます。

- REF1112データシート、[SBOS283](#)
- 『基板のレイアウト技法』、[SLOA089](#)
- 『オペアンプ・アプリケーション・ハンドブック』、[SBOA092](#)
- 『アナログ技術者向けポケット・リファレンス』、[SLWY038](#)

##### 11.1.1.1 関連リンク

[表 1](#) に、クイック・アクセス・リンクの一覧を示します。カテゴリには、技術資料、サポートおよびコミュニティ・リソース、ツールとソフトウェア、およびサンプル注文またはご購入へのクイック・アクセスが含まれます。

**表 1. 関連リンク**

| 製品      | プロダクト・フォルダ              | サンプルとご購入                | 技術資料                    | ツールとソフトウェア              | サポートとコミュニティ             |
|---------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|
| TLV369  | <a href="#">ここをクリック</a> | <a href="#">ここをクリック</a> | <a href="#">ここをクリック</a> | <a href="#">ここをクリック</a> | <a href="#">ここをクリック</a> |
| TLV2369 | <a href="#">ここをクリック</a> | <a href="#">ここをクリック</a> | <a href="#">ここをクリック</a> | <a href="#">ここをクリック</a> | <a href="#">ここをクリック</a> |

### 11.2 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.3 商標

E2E is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 11.4 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

### 11.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。これらの情報は、指定のデバイスに対して提供されている最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

## PACKAGING INFORMATION

| Orderable Device | Status<br>(1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan<br>(2) | Lead finish/<br>Ball material<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples                 |
|------------------|---------------|--------------|--------------------|------|----------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|-------------------------|
| TLV2369IDGKR     | ACTIVE        | VSSOP        | DGK                | 8    | 2500           | RoHS & Green    | NIPDAU   NIPDAUAG                    | Level-2-260C-1 YEAR  | -40 to 125   | 13JV                    | <a href="#">Samples</a> |
| TLV2369IDGKT     | ACTIVE        | VSSOP        | DGK                | 8    | 250            | RoHS & Green    | NIPDAU   NIPDAUAG                    | Level-2-260C-1 YEAR  | -40 to 125   | 13JV                    | <a href="#">Samples</a> |
| TLV2369IDR       | ACTIVE        | SOIC         | D                  | 8    | 2500           | RoHS & Green    | NIPDAU                               | Level-2-260C-1 YEAR  | -40 to 125   | TL2369                  | <a href="#">Samples</a> |
| TLV369IDCKR      | ACTIVE        | SC70         | DCK                | 5    | 3000           | RoHS & Green    | NIPDAU                               | Level-2-260C-1 YEAR  | -40 to 125   | 12K                     | <a href="#">Samples</a> |
| TLV369IDCKT      | ACTIVE        | SC70         | DCK                | 5    | 250            | RoHS & Green    | NIPDAU                               | Level-2-260C-1 YEAR  | -40 to 125   | 12K                     | <a href="#">Samples</a> |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




# EXAMPLE BOARD LAYOUT


DCK0005A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:18X




SOLDER MASK DETAILS

4214834/D 07/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



4214834/D 07/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



## PACKAGE OUTLINE

**SOIC - 1.75 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT



1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

**D0008A**

**SOIC - 1.75 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X



## SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

## EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## DGK (S-PDSO-G8)

## PLASTIC SMALL-OUTLINE PACKAGE



4073329/E 05/06

- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
  - D. Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
  - E. Falls within JEDEC MO-187 variation AA, except interlead flash.

DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated