TLV6003 980nA、16V、高精度レール・ツー・レール入出力オペアンプ

1 特長

- 超低消費電力動作：1.2µA (最大値)
- 低い入力オフセット電圧：550µV (最大値)
- 最高 18V のバッテリ逆極性保護
- レール・ツー・レール入出力
- ゲイン帯域幅積：5.5kHz
- 仕様温度範囲：
  T_A = -40℃～+125℃
- 動作温度範囲：
  T_A = -55℃～+125℃
- レールを超える入力同相範囲：
  -0.1V～V_{CC} + 5V
- 電源電圧範囲：2.5V～16V
- 小型パッケージ
  – 5 ピン SOT-23

2 アプリケーション

- 流量トランスミッタ
- 圧力トランスミッタ
- モーション検出器 (PRI、uWave など)
- 血糖値測定器
- ガス検知器

3 概要

TLV6003 は最大オフセットが非常に小さく、チャネルあたりの消費電流がわずか 980nA のナノパワー・オペアンプです。バッテリ逆極性保護により、バッテリを誤って取り付けた場合でもアンプは過電流状態から保護されます。過酷な環境で、正の電圧レールより入力を 5V 高くしてもデバイスは損傷しません。

消費電流が小さく、入力バイアス電流も小さいため、このデバイスは直列抵抗の大きい入力源 (例：PIR モーション検出器、一酸化炭素センサ) でも使用できます。550µV (25℃) の小さな最大オフセット電圧、120dB (標準値) の CMRR、2.7V で 112dB の最小開ループ・ゲインにより、DC 精度が維持されます。

最大動作電源電圧は 2.5V～16V に規定されており、電気的特性は 2.7V、5V、15V で規定されています。2.5V 動作が可能であることからリチウムイオン・バッテリ駆動システムにも対応できるため、TLV6003 は、TI の MSP430 などの低消費電力マイクロコントローラへの入力信号の増幅とバッファ処理のための優れた選択肢でもあります。

TLV6003 は、小型の SOT-23 パッケージで供給されます。

製品情報(1)

型番	パッケージ	本体サイズ(公称)
TLV6003	SOT-23 (5)	2.90mm×1.60mm

(1) 提供されているすべてのパッケージについては、データシートの末尾にあるパッケージ・オプションについての付録を参照してください。

PIR モーション検出器のバッファ



オフセット電圧と温度との関係



英語版のTI製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、www.ti.comで閲覧でき、その内容が常に優先されます。TIでは翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、必ず最新版の英語版をご参照くださいますようお願いいたします。

目次

1 特長 ... 1
2 アプリケーション ... 1
3 概要 ... 1
4 改訂履歴 ... 2
5 **Pin Configuration and Functions** ... 3
6 **Specifications** ... 4
6.1 Absolute Maximum Ratings ... 4
6.2 ESD Ratings ... 4
6.3 Recommended Operating Conditions ... 4
6.4 Thermal Information – TLV6003 ... 4
6.5 Electrical Characteristics ... 5
6.6 Typical Characteristics ... 7
7 **Detailed Description** ... 12
7.1 Overview ... 12
7.2 Functional Block Diagram ... 12
7.3 Feature Description ... 13
7.4 Device Functional Modes ... 13
8 **Application and Implementation** ... 14
8.1 Application Information ... 14
8.2 Typical Application ... 15
9 **Power Supply Recommendations** ... 18
10 **Layout** ... 18
10.1 Layout Guidelines ... 18
10.2 Layout Example ... 18
11 デバイスおよびドキュメントのサポート ... 19
11.1 デバイス・サポート ... 19
11.2 ドキュメントのサポート ... 19
11.3 ドキュメントの更新通知を受け取る方法 ... 19
11.4 コミュニティ・リソース ... 19
11.5 商標 ... 19
11.6 静電気放電に関する注意事項 ... 19
11.7 Glossary ... 19
12 メカニカル、パッケージ、および注文情報 ... 19

4 改訂履歴

日付	リビジョン	注
2019 年 10 月	*	初版

Copyright © 2019, Texas Instruments Incorporated

5 Pin Configuration and Functions

DBV Package
5-pin SOT-23
Top View



Not to scale

Pin Functions

PIN		I/O	DESCRIPTION
NAME	DBV		
OUT	1	O	Output
GND	2	–	Negative (lowest) power supply
+IN	3	I	Noninverting input
–IN	4	I	Inverting input
VCC	5	–	Positive (highest) power supply

Copyright © 2019, Texas Instruments Incorporated

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V_{CC}	Supply voltage(2)		–18	17	V
V_{IN+}, V_{IN-}	Input voltage	Singe-ended and common-mode input voltage, V_{ICR}	–0.3	V_{CC} + 5	V
		Differential, V_{ID}		±20	
	Input current (any input)			±10	mA
I_O	Output current			±10	mA
	Continuous total power dissipation		See *Dissipation Rating*		
T_J	Maximum junction temperature		–55	150	°C
T_{stg}	Storage temperature		–65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values, except differential voltages, are with respect to GND

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)	±450	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101(2)	±1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V_{CC}	Supply Voltage	Single Supply	2.5		16	V
		Split Supply	±1.25		±8	
T_A	Operating free-air temperature		–55		125	°C

6.4 Thermal Information – TLV6003

THERMAL METRIC(1)		TLV6003 DBV 5 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	166.0	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	89.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	36.5	°C/W
ψ_{JT}	Junction-to-top characterization parameter	14.0	°C/W
ψ_{JB}	Junction-to-board characterization parameter	36.3	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

Copyright © 2019, Texas Instruments Incorporated

6.5 Electrical Characteristics

at T_A = 25°C, V_{CC} = 2.7 V, 5 V, and 15 V, V_{ICR} = V_O = V_{CC}/2 (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
DC PERFORMANCE							
V_{IO}	Input offset voltage(1)				390	±550	µV
		T_A = –55°C to +125°C				1500	
dV_{IO}/dT	Offset voltage drift	T_A = –55°C to +125°C			2		µV/°C
CMRR	Common-mode rejection ratio	V_{ICR} = 0 V to V_{CC}	V_{CC} = 2.7 V	63	120		dB
			V_{CC} = 2.7 V, T_A = –40°C to +125°C	60			
			V_{CC} = 5 V	66	120		
			V_{CC} = 5 V, T_A = –40°C to +125°C	63			
			V_{CC} = 15 V	76	120		
			V_{CC} = 15 V, T_A = –40°C to +125°C	75			
A_{OL}	Open-loop gain	V_{CC} = 2.7 V, 0.2 V < V_O < V_{CC} – 0.2 V, R_L = 500 kΩ			112		dB
		V_{CC} = 15 V, 0.2 V < V_O < V_{CC} – 0.2 V, R_L = 500 kΩ			123		dB
INPUT							
I_{IO}	Input offset current				25	250	pA
		T_A = –40°C to +125°C				1200	
I_{IB}	Input bias current				100	250	pA
		T_A = –40°C to +125°C				2000	
$r_{i(d)}$	Differential input resistance				300		MΩ
$C_{i(c)}$	Common-mode input capacitance	f = 100 kHz			3		pF
DYNAMIC PERFORMANCE							
UGBW	Unity gain bandwidth	R_L = 500 kΩ, C_L = 100 pF			5.5		kHz
SR	Slew rate at unity gain	$V_{O(pp)}$ = 0.8 V, R_L = 500 kΩ, C_L = 100 pF			2.5		V/ms
PM	Phase margin	R_L = 500 kΩ, C_L = 100 pF			60		°
	Gain margin	R_L = 500 kΩ, C_L = 100 pF			15		dB
t_s	Settling time	V_{CC} = 2.7 or 5 V, $V_{(STEP)PP}$ = 1 V, A_V = –1, C_L = 100 pF, R_L = 100 kΩ	0.1%		1.84		ms
		V_{CC} = 15 V, $V_{(STEP)PP}$ = 1 V, A_V = –1, C_L = 100 pF, R_L = 100 kΩ	0.1%		6.1		
			0.01%		32		
NOISE PERFORMANCE							
V_n	Equivalent input noise voltage	f = 10 Hz			800		nV/√Hz
		f = 100 Hz			500		
I_n	Equivalent input noise current	f = 100 Hz			8		fA/√Hz
OUTPUT							
V_{OL}	Voltage output swing from the positive rail	I_{OL} = 2 µA (sourcing)		V_{CC} – 0.05	V_{CC} – 0.02		V
			T_A = –40°C to +125°C	V_{CC} – 0.07			
		I_{OL} = 50 µA (sourcing)		V_{CC} – 0.08	V_{CC} – 0.05		
			T_A = –40°C to +125°C	V_{CC} – 0.1			
V_{OH}	Voltage output swing from the negative rail	I_{OH} = 2 µA (sinking)			0.090	0.150	
			T_A = –40°C to +125°C			0.180	
		I_{OH} = 50 µA (sinking)			0.180	0.230	
			T_A = –40°C to +125°C			0.260	
I_O	Output current	V_O = 0.5 V from rail			±200		µA

(1) Input offset voltage and offset voltage drift are specified by characterization from T_A = –55°C to +125°C. All other temperature specifications cover the range of T_A = –40°C to +125°C, as listed in the test conditions column.

Copyright © 2019, Texas Instruments Incorporated

Electrical Characteristics (continued)

at T_A = 25°C, V_{CC} = 2.7 V, 5 V, and 15 V, V_{ICR} = V_O = V_{CC}/2 (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
POWER SUPPLY							
I_{CC}	Supply current	V_{CC} = 2.7 V and 5 V			980	1200	nA
			T_A = –40°C to +125°C			1350	
		V_{CC} = 15 V			1000	1250	
			T_A = –40°C to +125°C			1400	
	Reverse supply current	V_{CC} = –18 V, V_{IN} = 0 V, V_O = open current			50		nA
PSRR	Power supply rejection ratio ($\Delta V_{CC}/\Delta V_{OS}$)	V_{CC} = 2.7 to 5 V, no load		90	100		dB
			T_A = –40°C to 125°C	85			
		V_{CC} = 5 to 15 V, no load		100	110		
			T_A = –40°C to 125°C	95			

Copyright © 2019, Texas Instruments Incorporated

6.6 Typical Characteristics

at T_A = 25°C and V_{CC} = 5 V (unless otherwise noted)



図 1. Input Offset Voltage Histogram



V_{CC} = 2.7 V

図 2. Input Offset Voltage vs Common-Mode Input Voltage



V_{CC} = 5 V

図 3. Input Offset Voltage vs Common-Mode Input Voltage



V_{CC} = 15 V

図 4. Input Offset Voltage vs Common-Mode Input Voltage



V_{CC} = 2.7 V

図 5. Input Bias Current and Offset Current vs Free-Air Temperature



V_{CC} = 5.0 V

図 6. Input Bias Current and Offset Current vs Common-Mode Input Voltage

Copyright © 2019, Texas Instruments Incorporated

Typical Characteristics (continued)

at T_A = 25°C and V_{CC} = 5 V (unless otherwise noted)



V_{CC} = 15 V

図 7. Input Bias Current and Offset Current vs Free-Air Temperature



V_{CC} = 2.7 V

図 8. Input Bias Current and Offset Current vs Common-Mode Input Voltage



V_{CC} = 5.0 V

図 9. Input Bias Current and Offset Current vs Common-Mode Input Voltage



V_{CC} = 15.0 V

図 10. Input Bias Current and Offset Current vs Common-Mode Input Voltage



図 11. Common-Mode Rejection Ratio vs Frequency



図 12. High-Level Output Voltage vs High-Level Output Current

Copyright © 2019, Texas Instruments Incorporated

Typical Characteristics (continued)

at T_A = 25°C and V_{CC} = 5 V (unless otherwise noted)



図 13. Low-Level Output Voltage vs Low-Level Output Current



図 14. High-Level Output Voltage vs High-Level Output Current



図 15. Low-Level Output Voltage vs Low-Level Output Current



図 16. High-Level Output Voltage vs High-Level Output Current



図 17. Low-Level Output Voltage vs Low-Level Output Current



図 18. Output Voltage Peak-to-Peak vs Frequency

Typical Characteristics (continued)

at T_A = 25°C and V_{CC} = 5 V (unless otherwise noted)



図 19. Output Impedance vs Frequency



図 20. Supply Current vs Supply Voltage



図 21. Power Supply Rejection Ratio vs Frequency



図 22. Open-Loop Gain and Phase vs Frequency



図 23. Gain Bandwidth Product vs Supply Voltage



図 24. Slew Rate vs Free-Air Temperature

Copyright © 2019, Texas Instruments Incorporated

Typical Characteristics (continued)

at T_A = 25°C and V_{CC} = 5 V (unless otherwise noted)



図 25. Phase Margin vs Capacitive Load



図 26. Voltage Noise Over a 10-Second Period



A_V = 1

図 27. Large-Signal Step Response



A_V = –1

図 28. Large-Signal Step Response



A_V = 1

図 29. Small-Signal Step Response



A_V = –1

図 30. Small-Signal Step Response

Copyright © 2019, Texas Instruments Incorporated

7 Detailed Description

7.1 Overview

The TLV6003 is a nanopower operational amplifier consuming only 980 nA per channel, while offering very low maximum offset. Reverse battery protection guards the amplifier from overcurrent conditions due to improper battery installation. The TLV6003 is based on a rail-to-rail bipolar technology that is specifically designed to allow high common-mode-range functionality. For harsh environments, the inputs can be taken 5 V greater than the positive supply rail without damage to the device. Offset is specified by characterization to an ambient temperature of –55°C, making the TLV6003 a good choice for low-temperature industrial automation.

7.2 Functional Block Diagram



Copyright © 2019, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 Reverse-Battery Protection

The TLV6003 is protected against reverse-battery voltage up to 18 V. When subjected to reverse-battery conditions, the supply current is typically 50 nA at 25°C (inputs grounded and outputs open). This current is determined by the leakage of internal Schottky diodes, and therefore increases as the ambient temperature increases.

When subjected to reverse-battery conditions, and negative voltages are applied to the inputs or outputs, the input ESD structure conducts current; limit this current to less than 10 mA. If the inputs or outputs are referred to ground rather than midrail, no extra precautions are required.

7.3.2 Common-Mode Input Range

The TLV6003 has rail-to-rail inputs and outputs. For common-mode inputs from –0.1 V to V_{CC} – 0.8 V, a PNP differential pair provides the gain.

For inputs between V_{CC} – 0.8 V and V_{CC}, two NPN emitter followers buffering a second PNP differential pair provide the gain.

This special combination of a NPN and PNP differential pair enables the inputs to be taken 5 V greater than V_{CC}. As the inputs rise to greater than V_{CC}, the NPNs change from functioning as transistors to functioning as diodes. This change leads to an increase in input bias current. The second PNP differential pair continues to function normally as the inputs exceed V_{CC}.

The TLV6003 has a negative common-mode input voltage range that can fall to less than V_{GND} by 100 mV. If the inputs are taken to less than V_{GND} – 0.1, reduced open-loop gain will be observed.

7.4 Device Functional Modes

The TLV6003 has a single functional mode and is operational when the power-supply voltage is greater than 2.5 V. The maximum specified power-supply voltage for the TLV6003 is 16 V.

Copyright © 2019, Texas Instruments Incorporated

8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Drive a Capacitive Load

The TLV6003 is internally compensated for stable unity-gain operation, with a 5.5-kHz typical gain bandwidth. However, the unity gain follower is the most sensitive configuration to capacitive load. The combination of a capacitive load placed directly on the output of an amplifier along with the amplifier output impedance creates a phase lag, which reduces the phase margin of the amplifier. If the phase margin is significantly reduced, the response will be underdamped, which causes peaking in the transfer function. This condition creates very low phase margin, and leads to excessive ringing or oscillations.

In order to drive heavy (> 50 pF) capacitive loads, an isolation resistor (R_{ISO}) must be used, as shown in 図 31. By using this isolation resistor, the capacitive load is isolated from the amplifier output. The higher the value of R_{ISO}, the more stable the amplifier. If the value of R_{ISO} is sufficiently high, the feedback loop is stable, independent of the value of C_L. However, larger values of R_{ISO} result in reduced output swing and reduced output current drive. The recommended value for R_{ISO} is 30 kΩ to 50 kΩ.



図 31. Resistive Isolation of Capacitive Load

Copyright © 2019, Texas Instruments Incorporated

8.2 Typical Application

図 32 shows a simple micropower potentiostat circuit for use with three-terminal unbiased CO sensors; although, the design is applicable to many other type of three-terminal gas sensors or electrochemical cells.

The basic sensor has three electrodes: the sense or working electrode (WE), counter electrode (CE) and reference electrode (RE). A current flows between the CE and WE proportional to the detected concentration.

The RE monitors the potential of the internal reference point. For an unbiased sensor, the WE and RE electrodes must be maintained at the same potential by adjusting the bias on CE. Through the potentiostat circuit formed by U1, the servo feedback action maintains the RE pin at a potential set by V_{REF}.

R1 maintains stability due to the large capacitance of the sensor.

C1 and R2 form the potentiostat integrator and set the feedback time constant.

U2 forms a transimpedance amplifier (TIA) to convert the resulting sensor current into a proportional voltage. The transimpedance gain, and resulting sensitivity, is set by R_F according to 式 1.

$$V_{TIA} = (–I * R_F) + V_{REF} \quad (1)$$

R_L is a load resistor with a value that is normally specified by the sensor manufacturer (typically, 10 Ω). The potential at WE is set by the applied V_{REF}.

Riso provides capacitive isolation and, combined with C2, form the output filter and ADC reservoir capacitor to drive the ADC.



図 32. Three Terminal CO Gas Sensor

Typical Application (continued)

8.2.1 Design Requirements

For this example, an electrical model of a CO sensor is used to simulate the sensor performance, as shown in 図 33. The simulation is designed to model a CO sensor with a sensitivity of 69 nA/ppm. The supply voltage and maximum ADC input voltage is 2.5 V, and the maximum concentration is 300 ppm.



図 33. CO Sensor Simulation Schematic

表 1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Supply voltage	2.5 V
Amplifier quiescent current	< 2 µA
Transimpedance amplifier sensitivity	110 mV/µA

Copyright © 2019, Texas Instruments Incorporated

8.2.2 Detailed Design Procedure

First, determine the V_{REF} voltage. This voltage is a compromise between maximum headroom and resolution, as well as allowance for the minimum swing on the CE terminal because the CE terminal generally goes negative in relation to the RE potential as the concentration (sensor current) increases. Bench measurements found the difference between CE and RE to be 180 mV at 300 ppm for this particular sensor.

To allow for negative CE swing, *footroom*, and voltage drop across the 10-kΩ resistor, 300 mV is chosen for V_{REF}.

Therefore, 300 mV is used as the minimum V_{ZERO} to add some headroom.

$$V_{ZERO} = V_{REF} = 300 \text{ mV}$$

where

- V_{ZERO} is the zero concentration voltage.
- V_{REF} is the reference voltage (300 mV). (2)

Next, calculate the maximum sensor current at highest expected concentration:

$$I_{SENSMAX} = I_{PERPPM} * \text{ppmMAX} = 69 \text{ nA} * 300 \text{ ppm} = 20.7 \text{ µA}$$

where

- $I_{SENSMAX}$ is the maximum expected sensor current.
- I_{PERPPM} is the manufacturer specified sensor current in Amps per ppm.
- ppmMAX is the maximum required ppm reading. (3)

Then, find the available output swing range greater than the reference voltage available for the measurement:

$$V_{SWING} = V_{OUTMAX} – V_{ZERO} = 2.5 \text{ V} – 0.3 \text{ V} = 2.2 \text{ V}$$

where

- V_{SWING} is the expected change in output voltage
- V_{OUTMAX} is the maximum amplifer output swing (usually near V_{CC}) (4)

Finally, calculate the transimpedance resistor (R_F) value using the maximum swing and the maximum sensor current:

$$R_F = V_{SWING} / I_{SENSMAX} = 2.2 \text{ V} / 20.7 \text{ µA} = 106.28 \text{ kΩ (use 110 kΩ for a common value)} \quad (5)$$

8.2.3 Application Curve



図 34. Sensor Transient Response to Simulated 300-ppm CO Exposure

9 Power Supply Recommendations

The TLV6003 is specified for operation from 2.5 V to 16 V (±1.25 V to ±8 V) over a –40°C to +125°C temperature range.

> **注意**
>
> Supply voltages larger than 17 V can permanently damage the device.

For proper operation, the power supplies must be properly decoupled. For decoupling the supply lines, place 100 nF capacitors as close as possible to the operational amplifier power supply pins. For single-supply operation, place a capacitor between V_{CC} and GND supply leads. For dual supplies, place one capacitor between V_{CC} and ground, and one capacitor between GND and ground.

Low-bandwidth nanopower devices do not have good high-frequency (> 1 kHz) AC PSRR rejection against high-frequency switching supplies and other 1-kHz and greater noise sources. Therefore, use extra supply filtering if kilohertz or greater noise is expected on the power supply lines.

10 Layout

10.1 Layout Guidelines

- Bypass the V_{CC} pin to ground with a low ESR capacitor.
- The best placement is closest to the V_{CC} and ground pins.
- Take care to minimize the loop area formed by the bypass capacitor connection between V_{CC} and ground.
- Connect the ground pin to the PCB ground plane at the pin of the device.
- Place the feedback components as close as possible to the device to minimize strays.

10.2 Layout Example



図 35. SOT-23 Layout Example (Top View)

Copyright © 2019, Texas Instruments Incorporated

11 デバイスおよびドキュメントのサポート

11.1 デバイス・サポート

11.1.1 開発サポート

- TINA-TI SPICEベースのアナログ・シミュレーション・プログラム
- DIP アダプタ評価基板
- TIユニバーサル・オペアンプ評価基板
- TI フィルタ設計ツール

11.2 ドキュメントのサポート

11.2.1 関連資料

関連資料については、以下を参照してください。

- 『*Single-supply, low-side, unidirectional current-sensing circuit*』アプリケーション・レポート (英語)
- 『*Simplifying Environmental Measurements in Power Conscious Factory and Building Automation Systems With Nanopower Op Amps*』アプリケーション・ノート (英語)
- 『*GPIO Pins Power Signal Chain in Personal Electronics Running on Li-Ion Batteries*』アプリケーション・ブリーフ (英語)

11.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.4 コミュニティ・リソース

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.5 商標

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

11.6 静電気放電に関する注意事項

すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

11.7 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

Copyright © 2019, Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLV6003DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1NE9	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV6003DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV6003DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0

PACKAGE OUTLINE

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



ALTERNATIVE PACKAGE SINGULATION VIEW

4214839/J 02/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Refernce JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
5. Support pin may differ or may not be present.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214839/J 02/2024

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214839/J 02/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス· デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated