







TMUX6219

JAJSJW0D – SEPTEMBER 2020 – REVISED AUGUST 2022

TMUX6219 36V、低 Ron、2:1 (SPDT) スイッチ、1.8V ロジック付き

1 特長

- デュアル電源電圧範囲:±4.5V~±18V
- シングル電源電圧範囲:4.5V~36V
- 低オン抵抗:2.1Ω

Texas

INSTRUMENTS

- 少ない電荷注入:-10pC
- 大電流対応:330mA (最大値) (VSSOP)
- 大電流対応:440mA (最大値) (WSON)
- –40℃~+125℃の動作温度範囲
- 1.8V ロジック互換
- フェイルセーフ・ロジック
- レール・ツー・レール動作
- 双方向の信号パス
- ブレイク・ビフォー・メイクのスイッチング動作

2 アプリケーション

- ファクトリ・オートメーションと産業用制御
- プログラマブル・ロジック・コントローラ (PLC)
- アナログ入力モジュール
- 半導体試験装置
- AC 充電 (バッテリ) ステーション
- 超音波スキャナ
- メディカル・モニタと診断
- 光学ネットワーク機器
- 光学テスト機器
- リモート無線ユニット
- 有線ネットワーク
- データ・アクイジション・システム
- ガス・メータ
- 流量トランスミッタ

3 概要

TMUX6219 は、シングル・チャネル、2:1 (SPDT) 構成の CMOS スイッチです。このデバイスは、シングル電源 (4.5V~36V)、デュアル電源 (±4.5V~±18V)、または非 対称電源 (たとえば、 $V_{DD} = 5V$ 、 $V_{SS} = -8V$ など)で動作 します。TMUX6219 は、ソース (Sx) およびドレイン (D) ピ ンで、 V_{SS} から V_{DD} までの範囲の双方向アナログおよび デジタル信号をサポートします。


TMUX6219は、ENピンの制御によりイネーブルまたはディセーブルにできます。ディセーブルのときは、両方の信号経路のスイッチがオフになります。イネーブルのとき、SELピンを使用して信号経路1(S1からDへ)または信号経路2(S2からDへ)をオンにできます。すべてのロジック制御入力は、1.8V~V_{DD}のロジック・レベルをサポートしており、有効な電源電圧範囲で動作している場合、TTLロジックとCMOSロジックの両方の互換性を確保できます。フェイルセーフ・ロジック回路により、電源ピンよりも先に制御ピンに電圧が印加されるため、デバイスへの損傷の可能性が避けられます。

TMUX6219 は、高精度スイッチおよびマルチプレクサの デバイス・ファミリの製品です。これらのデバイスは、オンお よびオフ時のリーク電流が非常に小さく、電荷注入も少な いため、高精度の測定用途に使用できます。

製品情報(1)

部品番号	パッケージ	本体サイズ (公称)
TMUX6219	VSSOP (8) (DGK)	3.00mm × 3.00mm
	WSON (8) (RQX)	3.00mm × 2.00mm

(1) 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。



TMUX6219 のブロック図



英語版の TI 製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、 www.ti.com で閲覧でき、その内容が常に優先されます。TI では翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、必ず 最新版の英語版をご参照くださいますようお願いいたします。



Table of Contents

1	特長1
2	アプリケーション1
3	概要1
4	Revision History
5	Pin Configuration and Functions
	Specifications
	6.1 Absolute Maximum Ratings4
	6.2 ESD Ratings4
	6.3 Thermal Information4
	6.4 Recommended Operating Conditions5
	6.5 Source or Drain Continuous Current5
	6.6 ±15 V Dual Supply: Electrical Characteristics6
	6.7 ±15 V Dual Supply: Switching Characteristics
	6.8 36 V Single Supply: Electrical Characteristics
	6.9 36 V Single Supply: Switching Characteristics
	6.10 12 V Single Supply: Electrical Characteristics 10
	6.11 12 V Single Supply: Switching Characteristics 11
	6.12 +5 V / -8 V Dual Supply: Electrical Characteristics
	6.13 +5 V / -8 V Dual Supply: Switching
	Characteristics
	6.14 ±5 V Dual Supply: Electrical Characteristics
	6.15 ± 5 V Dual Supply: Switching Characteristics
	6.16 Typical Characteristics
7	Parameter Measurement Information
	7.1 On-Resistance
	7.2 Off-Leakage Current
	7.3 On-Leakage Current
	7.4 Transition Time
	7.5 t _{ON(EN)} and t _{OFF(EN)}
	7.6 Break-Before-Make24

	7.7 t _{ON (VDD)} Time	.25
	7.8 Propagation Delay	
	7.9 Charge Injection	
	7.10 Off Isolation	
	7.11 Crosstalk	
	7.12 Bandwidth	.27
	7.13 THD + Noise	28
	7.14 Power Supply Rejection Ratio (PSRR)	.28
8	Detailed Description	
	8.1 Overview	
	8.2 Functional Block Diagram	. 30
	8.3 Feature Description	.30
	8.4 Device Functional Modes	.32
	8.5 Truth Tables	
9	Application and Implementation	. 33
	9.1 Application Information	
	9.2 Typical Application	
	0 Power Supply Recommendations	
1	1 Layout	
	11.1 Layout Guidelines	
	11.2 Layout Example	
1	2 Device and Documentation Support	
	12.1 Documentation Support	
	12.2 Receiving Notification of Documentation Updates.	.37
	12.3 サポート・リソース	37
	12.4 Trademarks	
	12.5 Electrostatic Discharge Caution	.37
	12.6 Glossary	.37
1	3 Mechanical, Packaging, and Orderable	
	Information	. 37


4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision C (June 2022) to Revision D (July 2022)	Page
• RQX パッケージのステータスをプレビューからアクティブに変更	1
Added +5 V / -8 V electrical and switching characteristics tables	12
Changes from Revision B (January 2021) to Revision C (June 2022)	Page
Added the RQX package details to the <i>Pin Configuration and Functions</i> section	3
Changes from Revision A (October 2020) to Revision B (January 2021)	Page
	1



5 Pin Configuration and Functions






表 5-1. Pin Functions

				DESCRIPTION ⁽²⁾	
NAME	DGK	RQX	ITFE		
D	1	1	I/O	Drain pin. Can be an input or output.	
S1	2	2	I/O	Source pin 1. Can be an input or output.	
GND	3	3	Р	Ground (0 V) reference	
V _{DD}	4	4	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between V _{DD} and GND.	
EN	5	5	I	Active high logic enable, has internal pull-up resistor. When this pin is low, all switches are turn When this pin is high, the SEL logic input determine which switch is turned on.	
SEL	6	6	I	Logic control input, has internal pull-down resistor. Controls the switch connection as shown in ± 29 ± 28.5 .	
V _{SS} 7 7		Р	Negative power supply. This pin is the most negative power-supply potential. In single-supply applications, this pin can be connected to ground. For reliable operation, connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between V _{SS} and GND.		
S2	8	8	I/O	Source pin 2. Can be an input or output.	
Thermal Pad		_	The thermal pad is not connected internally. It is recommended that the pad be tied to GND or VSS for best performance.		

(1) I = input, O = output, I/O = input and output, P = power.

(2) Refer to $\forall 2 2 \forall 3 2 8.4$ for what to do with unused pins.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾ (2)

		MIN	MAX	UNIT
V _{DD} -V _{SS}			38	V
V _{DD}	Supply voltage	-0.5	38	V
V _{SS}		-38	0.5	V
V_{SEL} or V_{EN}	Logic control input pin voltage (SEL, EN) ⁽³⁾	-0.5	38	V
I _{SEL} or I _{EN}	Logic control input pin current (SEL, EN) ⁽³⁾	-30	30	mA
V _S or V _D	Source or drain voltage (Sx, D) ⁽³⁾	V _{SS} -0.5	V _{DD} +0.5	V
I _{IK}	Diode clamp current ⁽³⁾	-30	30	mA
$I_S \text{ or } I_{D (CONT)}$	Source or drain continuous current (Sx, D)		I _{DC} + 10 % ⁽⁴⁾	mA
T _A	Ambient temperature	-55	150	°C
T _{stg}	Storage temperature	-65	150	°C
TJ	Junction temperature		150	°C
P _{tot}	Total power dissipation ⁽⁵⁾		460	mW

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to ground, unless otherwise specified.

(3) Pins are diode-clamped to the power-supply rails. Over voltage signals must be voltage and current limited to maximum ratings.

(4) Refer to *Source or Drain Continuous Current* table for I_{DC} specifications.

(5) For DGK package: P_{tot} derates linearily above $T_A = 70^{\circ}C$ by 6.7mW/°C.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±2000	V
V _(ESD)	Electrostalic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Thermal Information

		TMUX6219	TMUX6219	
	THERMAL METRIC ⁽¹⁾	DGK (VSSOP)	RQX (WSON)	UNIT
		8 PINS	8 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	152.1	62.9	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	48.4	54.0	°C/W
R _{θJB}	Junction-to-board thermal resistance	73.2	31.0	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	4.1	0.8	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	71.8	30.9	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	23.4	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
$V_{DD} - V_{SS}^{(1)}$	Power supply voltage differential	4.5	36	V
V _{DD}	Positive power supply voltage	4.5	36	V
V_{S} or V_{D}	Signal path input/output voltage (source or drain pin) (Sx, D)	V _{SS}	V _{DD}	V
V_{SEL} or V_{EN}	Address or enable pin voltage	0	36	V
I _S or I _{D (CONT)}	Source or drain continuous current (Sx, D)		I _{DC} ⁽²⁾	mA
T _A	Ambient temperature	-40	125	°C

 V_{DD} and V_{SS} can be any value as long as 4.5 V \leq ($V_{DD} - V_{SS}$) \leq 36 V, and the minimum V_{DD} is met. Refer to *Source or Drain Continuous Current* table for I_{DC} specifications. (1)

(2)

6.5 Source or Drain Continuous Current

at supply voltage of V_{DD} ± 10%, V_{SS} ± 10 % (unless otherwise noted)

CONTIN	UOUS CURRENT PER CHANNEL (I _{DC})	T _A = 25°C	T _A = 85°C	T₄ = 125°C	UNIT
PACKAGE	TEST CONDITIONS	TA = 25 C	TA = 85 C	TA = 125 C	UNIT
	±15 V Dual Supply	440	270	130	mA
	+36 V Single Supply ⁽¹⁾	440	270	130	mA
RQX (WSON)	+12 V Single Supply	330	200	105	mA
	±5 V Dual Supply	330	200	105	mA
	+5 V Single Supply	230	140	90	mA
	±15 V Dual Supply	330	210	120	mA
	+36 V Single Supply ⁽¹⁾	300	190	110	mA
DGK (VSSOP)	+12 V Single Supply	240	160	100	mA
	±5 V Dual Supply	240	160	100	mA
	+5 V Single Supply	180	120	80	mA

(1) Specified for nominal supply voltage only.



6.6 ±15 V Dual Supply: Electrical Characteristics

 $V_{DD} = +15 \text{ V} \pm 10\%, V_{SS} = -15 \text{ V} \pm 10\%, \text{ GND} = 0 \text{ V} \text{ (unless otherwise noted)}$ Typical at V_{DD} = +15 V, V_{SS} = -15 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG	SWITCH			•			
		V _S = -10 V to +10 V	25°C		2.1	2.9	Ω
R _{ON}	On-resistance	I _D = –10 mA	-40°C to +85°C			3.8	Ω
ΔR _{ON} C R _{ON FLAT} C R _{ON DRIFT} C I _{S(OFF)} S I _{D(OFF)} C		Refer to On-Resistance	-40°C to +125°C			4.5	Ω
		V _S = -10 V to +10 V	25°C		0.05	0.25	Ω
ΔR _{ON}	On-resistance mismatch between channels	I _D = –10 mA	-40°C to +85°C			0.3	Ω
		Refer to On-Resistance	-40°C to +125°C			0.35	Ω
		V _S = -10 V to +10 V	25°C		0.5	0.6	Ω
R _{ON FLAT}	On-resistance flatness	I _S = –10 mA	-40°C to +85°C			0.7	Ω
		Refer to On-Resistance	-40°C to +125°C			0.85	Ω
R _{ON DRIFT}	On-resistance drift	V _S = 0 V, I _S = –10 mA Refer to On-Resistance	-40°C to +125°C		0.01		Ω/°C
		V _{DD} = 16.5 V, V _{SS} = -16.5 V	25°C	-0.2	0.05	0.2	nA
	Source off leakage current ⁽¹⁾	Switch state is off V _S = +10 V / –10 V	-40°C to +85°C	-1.6		1.6	nA
	$V_D = -10 V / + 10 V$ Refer to Off-Leakage Current	-40°C to +125°C	-40		40	nA	
		V _{DD} = 16.5 V, V _{SS} = -16.5 V	25°C	-1	0.05	1	nA
	Drain off leakage current ⁽¹⁾	Switch state is off $V_S = +10 V / -10 V$ $V_D = -10 V / + 10 V$ Refer to Off-Leakage Current	-40°C to +85°C	-3		3	nA
'D(OFF)			–40°C to +125°C	-60		60	nA
		$V_{DD} = 16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$ Switch state is on $V_S = V_D = \pm 10 \text{ V}$ Refer to On-Leakage Current	25°C	-1	0.04	1	nA
• ` ´	Channel on leakage current ⁽²⁾		-40°C to +85°C	-2		2	nA
D(ON)			-40°C to +125°C	-50		50	nA
LOGIC IN	PUTS (SEL / EN pins)						
V _{IH}	Logic voltage high		-40°C to +125°C	1.3		36	V
V _{IL}	Logic voltage low		-40°C to +125°C	0		0.8	V
IIH	Input leakage current		-40°C to +125°C		0.005	1	μA
IIL	Input leakage current		-40°C to +125°C	-1	-0.005		μA
C _{IN}	Logic input capacitance		-40°C to +125°C		3		pF
POWER	SUPPLY						
			25°C		30	40	μA
I _{DD}	V _{DD} supply current	V_{DD} = 16.5 V, V_{SS} = -16.5 V Logic inputs = 0 V, 5 V, or V_{DD}	-40°C to +85°C			48	μA
			-40°C to +125°C			62	μA
			25°C		3	10	μA
I _{SS}	V _{SS} supply current	V_{DD} = 16.5 V, V_{SS} = -16.5 V Logic inputs = 0 V, 5 V, or V_{DD}	-40°C to +85°C			15	μA
		$\frac{1}{100}$	-40°C to +125°C			3.8 4.5 5 0.25 0.3 0.35 5 0.6 0.7 0.85 1 - 5 0.2 1 - 5 0.2 1 - 5 0.2 1 - 5 1 5 1 5 1 50 - 36 0.8 5 1 <t< td=""><td>μA</td></t<>	μA

(1) When V_S is positive, V_D is negative, or when V_S is negative, V_D is positive.

(2) When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.



6.7 ±15 V Dual Supply: Switching Characteristics

 V_{DD} = +15 V ± 10%, V_{SS} = -15 V ±10%, GND = 0 V (unless otherwise noted) Typical at V_{DD} = +15 V, V_{SS} = -15 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
		V _S = 10 V	25°C		120	175	ns
t _{TRAN}	Transition time from control input	R _L = 300 Ω, C _L = 35 pF	–40°C to +85°C			190	ns
		Refer to Transition Time	–40°C to +125°C			210	ns
		V _S = 10 V	25°C		100	170	ns
t _{ON (EN)}	Turn-on time from enable	$R_L = 300 \Omega$, $C_L = 35 pF$ Refer to Turn-on and Turn-off	–40°C to +85°C			185	ns
<i>、</i> ,		Time	–40°C to +125°C			200	ns
		V _S = 10 V	25°C		100	180	ns
t _{OFF (EN)}	Turn-off time from enable	R_L = 300 Ω, C_L = 35 pF Refer to Turn-on and Turn-off	–40°C to +85°C			195	ns
		Time	–40°C to +125°C			210	ns
		V _S = 10 V,	25°C		50		ns
t _{BBM}	Break-before-make time delay	$R_{L} = 300 \Omega, C_{L} = 35 pF$	–40°C to +85°C	1			ns
		Refer to Break-Before-Make	–40°C to +125°C	1			ns
		V _{DD} rise time = 100 ns	25°C		0.19		ms
T _{ON (VDD)}	Device turn on time (V _{DD} to output)	$R_L = 300 \Omega, C_L = 35 pF$	–40°C to +85°C		210 100 170 185 200 100 180 195 210 50 1 1	ms	
		Refer to Turn-on (VDD) Time	–40°C to +125°C		0.2		ms
t _{PD}	Propagation delay	$R_L = 50 \Omega$, $C_L = 5 pF$ Refer to Propagation Delay	25°C		700		ps
Q _{INJ}	Charge injection	$V_D = 0 V, C_L = 1 nF$ Refer to Charge Injection	25°C		-10		рС
O _{ISO}	Off-isolation	$\begin{array}{l} R_{L} = 50 \; \Omega \; , \; C_{L} = 5 \; pF \\ V_{S} = 0 \; V, \; f = 100 \; kHz \\ Refer to \; Off \; Isolation \end{array}$	25°C		-75		dB
O _{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 0 V$, $f = 1 MHz$ Refer to Off Isolation	25°C		-55		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 0 V$, $f = 100 kHz$ Refer to Crosstalk	25°C		-117		dB
X _{TALK}	Crosstalk	$\begin{array}{l} R_{L} = 50 \; \Omega \; , \; C_{L} = 5 \; pF \\ V_{S} = 0 \; V, \; f = 1 MHz \\ Refer to Crosstalk \end{array}$	25°C		-106		dB
BW	–3dB Bandwidth	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 0 V$ Refer to Bandwidth	25°C		40		MHz
IL	Insertion loss	R_L = 50 Ω , C_L = 5 pF V _S = 0 V, f = 1 MHz	25°C		-0.18		dB
ACPSRR	AC Power Supply Rejection Ratio	V_{PP} = 0.62 V on V_{DD} and V_{SS} R _L = 50 Ω , C _L = 5 pF, f = 1 MHz Refer to ACPSRR	25°C		-64		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 15 \text{ V}, V_{BIAS} = 0 \text{ V}$ $R_L = 10 \text{ k}\Omega, C_L = 5 \text{ pF},$ f = 20 Hz to 20 HHz Refer to THD + Noise	25°C	(0.0005		%
C _{S(OFF)}	Source off capacitance	V _S = 0 V, f = 1 MHz	25°C	<u> </u>	33		pF
C _{D(OFF)}	Drain off capacitance	V _S = 0 V, f = 1 MHz	25°C		48		pF
C _{S(ON)} , C _{D(ON)}	On capacitance	V _S = 0 V, f = 1 MHz	25°C		148		pF



6.8 36 V Single Supply: Electrical Characteristics

 $V_{DD} = +36 \text{ V} \pm 10\%, V_{SS} = 0 \text{ V}, \text{ GND} = 0 \text{ V} \text{ (unless otherwise noted)}$ Typical at $V_{DD} = +36 \text{ V}, V_{SS} = 0 \text{ V}, T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		$V_{S} = 0 V \text{ to } 30 V$	25°C		2.5	3.2	Ω
R _{ON}	On-resistance	$I_{\rm D} = -10 {\rm mA}$	-40°C to +85°C			4.2	Ω
		Refer to On-Resistance	-40°C to +125°C			4.9	Ω
		V _S = 0 V to 30 V	25°C		0.1	0.2	Ω
ΔR _{ON}	On-resistance mismatch between channels	$I_{\rm D} = -10 {\rm mA}$	-40°C to +85°C			0.25	Ω
		Refer to On-Resistance	-40°C to +125°C			0.3	Ω
		V _S = 0 V to 30 V	25°C		0.3	1	Ω
R _{ON FLAT}	On-resistance flatness	I _S = –10 mA	-40°C to +85°C			1.5	Ω
		Refer to On-Resistance	-40°C to +125°C			2	Ω
R _{ON DRIFT}	On-resistance drift	V _S = 18 V, I _S = –10 mA Refer to On-Resistance	-40°C to +125°C		0.009		Ω/°C
		V _{DD} = 39.6 V, V _{SS} = 0 V	25°C	-0.3	0.05	0.3	nA
	Source off leakage current ⁽¹⁾	Switch state is off V _S = 30 V / 1 V	-40°C to +85°C	-3.5		3.5	nA
I _{S(OFF)}		V _D = 1 V / 30 V Refer to Off-Leakage Current	–40°C to +125°C	-60		60	nA
I _{D(OFF)}	Drain off leakage current ⁽¹⁾	$V_{DD} = 39.6 V, V_{SS} = 0 V$ Switch state is off $V_{S} = 30 V / 1 V$ $V_{D} = 1 V / 30 V$ Refer to Off-Leakage Current	25°C	-1	0.05	1	nA
			-40°C to +85°C	-6.2		6.2	nA
'D(OFF)			–40°C to +125°C	-80		80	nA
		V _{DD} = 39.6 V, V _{SS} = 0 V	25°C	-0.4	0.05	0.4	nA
IS(ON)	Channel on leakage current ⁽²⁾	Switch state is on $V_S = V_D = 30 V \text{ or } 1 V$	-40°C to +85°C	-4.5		4.5	nA
I _{D(ON)}		Refer to On-Leakage Current	-40°C to +125°C	-70		70	nA
LOGIC IN	PUTS (SEL / EN pins)						
V _{IH}	Logic voltage high		-40°C to +125°C	1.3		36	V
V _{IL}	Logic voltage low		-40°C to +125°C	0		0.8	V
I _{IH}	Input leakage current		-40°C to +125°C		0.005	1	μA
IIL	Input leakage current		-40°C to +125°C	-1	-0.005		μA
C _{IN}	Logic input capacitance		-40°C to +125°C		3		pF
POWER S	SUPPLY			·		I	
			25°C		28	50	μA
I _{DD}	V _{DD} supply current	$V_{DD} = 39.6 \text{ V}, V_{SS} = 0 \text{ V}$ Logic inputs = 0 V, 5 V, or V _{DD}	-40°C to +85°C			58	μA
			–40°C to +125°C			70	μA

When V_S is 30 V, V_D is 1 V, or when V_S is 1 V, V_D is 30 V.
When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.



6.9 36 V Single Supply: Switching Characteristics

 V_{DD} = +36 V ± 10%, V_{SS} = 0 V, GND = 0 V (unless otherwise noted) Typical at V_{DD} = +36 V, V_{SS} = 0 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
		V _S = 18 V	25°C		110	170	ns
t _{TRAN}	Transition time from control input	R _L = 300 Ω, C _L = 35 pF	–40°C to +85°C			185	ns
		Refer to Transition Time	-40°C to +125°C			200	ns
		V _S = 18 V	25°C		110	180	ns
t _{ON (EN)}	Turn-on time from enable	R_L = 300 Ω, C_L = 35 pF Refer to Turn-on and Turn-off	-40°C to +85°C			190	ns
		Time	-40°C to +125°C			200	ns
		V _S = 18 V	25°C		90	180	ns
t _{OFF (EN)}	Turn-off time from enable	R_L = 300 Ω, C_L = 35 pF Refer to Turn-on and Turn-off	-40°C to +85°C			195	ns
~ /		Time	-40°C to +125°C			200	ns
		V _S = 18 V,	25°C		44		ns
t _{BBM}	Break-before-make time delay	$R_L = 300 \Omega$, $C_L = 35 pF$	-40°C to +85°C	1			ns
		Refer to Break-Before-Make	-40°C to +125°C	1			ns
		V _{DD} rise time = 100 ns	25°C		0.17		ms
T _{ON (VDD)}	Device turn on time (V _{DD} to output)	R _L = 300 Ω, C _L = 35 pF	–40°C to +85°C		0.19		ms
. ,		Refer to Turn-on (VDD) Time	-40°C to +125°C		0.19		ms
t _{PD}	Propagation delay	$R_L = 50 \Omega$, $C_L = 5 pF$ Refer to Propagation Delay	25°C		920		ps
Q _{INJ}	Charge injection	$V_D = 18 V, C_L = 1 nF$ Refer to Charge Injection	25°C		-13		рС
O _{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, f = 100 kHz Refer to Off Isolation	25°C –75		-75		dB
O _{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, $f = 1 MHz$ Refer to Off Isolation	25°C -		-55		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, f = 100 kHz Refer to Crosstalk	25°C		-117		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, f = 1MHz Refer to Crosstalk	25°C		-106		dB
BW	–3dB Bandwidth	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, Refer to Bandwidth	25°C		38		MHz
IL	Insertion loss	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, f = 1 MHz	25°C		-0.19		dB
ACPSRR	AC Power Supply Rejection Ratio	V_{PP} = 0.62 V on V_{DD} and V_{SS} R_L = 50 Ω , C_L = 5 pF, f = 1 MHz Refer to ACPSRR	25°C		-60		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 18 \text{ V}, V_{BIAS} = 18 \text{ V}$ $R_L = 10 \text{ k}\Omega, C_L = 5 \text{ pF},$ f = 20 Hz to 20 HHz Refer to THD + Noise	25°C		0.0004		%
C _{S(OFF)}	Source off capacitance	V _S = 6 V, f = 1 MHz	25°C		35		pF
C _{D(OFF)}	Drain off capacitance	V _S = 6 V, f = 1 MHz	25°C		49		pF
C _{S(ON),} C _{D(ON)}	On capacitance	V _S = 6 V, f = 1 MHz	25°C		146		pF



6.10 12 V Single Supply: Electrical Characteristics

 $\label{eq:VDD} \begin{array}{l} V_{DD} = +12 \ V \pm 10\%, \ V_{SS} = 0 \ V, \ GND = 0 \ V \ (unless \ otherwise \ noted) \\ \hline Typical \ at \ V_{DD} = +12 \ V, \ V_{SS} = 0 \ V, \ T_A = 25^{\circ}C \ \ (unless \ otherwise \ noted) \end{array}$

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V _S = 0 V to 10 V	25°C		4.6	6	Ω
R _{ON}	On-resistance	$I_{\rm D} = -10 {\rm mA}$	-40°C to +85°C			7.5	Ω
		Refer to On-Resistance	-40°C to +125°C			8.4	Ω
		V _S = 0 V to 10 V	25°C		0.08	0.2	Ω
ΔR _{ON}	On-resistance mismatch between channels	$I_{D} = -10 \text{ mA}$	-40°C to +85°C			0.32	Ω
		Refer to On-Resistance	-40°C to +125°C			0.35	Ω
		V _S = 0 V to 10 V	25°C		1.2	2	Ω
R _{ON FLAT}	On-resistance flatness	I _S = –10 mA	-40°C to +85°C			2.2	Ω
		Refer to On-Resistance	-40°C to +125°C			2.4	Ω
R _{ON DRIFT}	On-resistance drift	V _S = 6 V, I _S = –10 mA Refer to On-Resistance	–40°C to +125°C		0.017		Ω/°C
		V _{DD} = 13.2 V, V _{SS} = 0 V	25°C	-0.5	0.05	0.5	nA
I _{S(OFF)}	Source off leakage current ⁽¹⁾	Switch state is off V _S = 10 V / 1 V	-40°C to +85°C	-2		2	nA
		V _D = 1 V / 10 V Refer to Off-Leakage Current	–40°C to +125°C	-30		30	nA
I _{D(OFF)}	Drain off leakage current ⁽¹⁾	V _{DD} = 13.2 V, V _{SS} = 0 V	25°C	-0.5	0.05	0.5	nA
		Switch state is off $V_S = 10 V / 1 V$ $V_D = 1 V / 10 V$ Refer to Off-Leakage Current	-40°C to +85°C	-3		3	nA
'D(OFF)			–40°C to +125°C	-50		50	nA
		V _{DD} = 13.2 V, V _{SS} = 0 V	25°C	-1.5	0.05	1.5	nA
I _{S(ON)}	Channel on leakage current ⁽²⁾	Switch state is on $V_S = V_D = 10 V \text{ or } 1 V$	-40°C to +85°C	-3		3	nA
I _{D(ON)}		Refer to On-Leakage Current	-40°C to +125°C	-40		40	nA
LOGIC IN	PUTS (SEL / EN pins)						
V _{IH}	Logic voltage high		-40°C to +125°C	1.3		36	V
V _{IL}	Logic voltage low		-40°C to +125°C	0		0.8	V
I _{IH}	Input leakage current		-40°C to +125°C		0.005	1	μA
IIL	Input leakage current		-40°C to +125°C	-1	-0.005		μA
C _{IN}	Logic input capacitance		-40°C to +125°C		3		pF
POWER S	SUPPLY			·		I	
			25°C		10	35	μA
I _{DD}	V _{DD} supply current	V_{DD} = 13.2 V, V_{SS} = 0 V Logic inputs = 0 V, 5 V, or V_{DD}	-40°C to +85°C			45	μA
			-40°C to +125°C			55	μA

When V_S is 10 V, V_D is 1 V, or when V_S is 1 V, V_D is 10 V.
When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.



6.11 12 V Single Supply: Switching Characteristics

 $\label{eq:VDD} \begin{array}{l} V_{DD} = +12 \ V \pm 10\%, \ V_{SS} = 0 \ V, \ GND = 0 \ V \ (unless \ otherwise \ noted) \\ Typical \ at \ V_{DD} = +12 \ V, \ V_{SS} = 0 \ V, \ T_A = 25^{\circ} C \ \ (unless \ otherwise \ noted) \end{array}$

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
		V _S = 8 V	25°C		180	185	ns
t _{TRAN}	Transition time from control input	R _L = 300 Ω, C _L = 35 pF	-40°C to +85°C			215	ns
		Refer to Transition Time	-40°C to +125°C			235	ns
		V _S = 8 V	25°C		120	180	ns
t _{ON (EN)}	Turn-on time from enable	R_L = 300 Ω, C_L = 35 pF Refer to Turn-on and Turn-off	-40°C to +85°C			210	ns
. ,		Time	-40°C to +125°C			230	ns
		V _S = 8 V	25°C		130	210	ns
t _{OFF (EN)}	Turn-off time from enable	$R_L = 300 \Omega$, $C_L = 35 pF$ Refer to Turn-on and Turn-off	-40°C to +85°C			235	ns
()		Time	-40°C to +125°C			250	ns
		V _S = 8 V,	25°C		40		ns
t _{BBM}	Break-before-make time delay	$R_{L} = 300 \Omega, C_{L} = 35 pF$	-40°C to +85°C	1			ns
		Refer to Break-Before-Make	-40°C to +125°C	1			ns
		V _{DD} rise time = 100 ns	25°C		0.19		ms
T _{ON (VDD)}	Device turn on time (V _{DD} to output)	$R_{L} = 300 \Omega, C_{L} = 35 pF$	-40°C to +85°C		0.2		ms
		Refer to Turn-on (VDD) Time	-40°C to +125°C		0.2		ms
t _{PD}	Propagation delay	$R_L = 50 \Omega$, $C_L = 5 pF$ Refer to Propagation Delay	25°C		740		ps
Q _{INJ}	Charge injection	$V_D = 6 V, C_L = 1 nF$ Refer to Charge Injection	25°C		-6		рС
O _{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, f = 100 kHz Refer to Off Isolation	25°C –75		-75		dB
O _{ISO}	Off-isolation	$ R_L = 50 \ \Omega \ , \ C_L = 5 \ pF \\ V_S = 6 \ V, \ f = 1 \ MHz \\ Refer to \ Off \ Isolation $	25°C		-55		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, f = 100 kHz Refer to Crosstalk	25°C		-117		dB
X _{TALK}	Crosstalk	$ \begin{array}{l} R_{L} = 50 \; \Omega \; , \; C_{L} = 5 \; pF \\ V_{S} = 6 \; V \; , \; f = 1 \; MHz \\ Refer \; to \; Crosstalk \\ \end{array} $	25°C		-106		dB
BW	–3dB Bandwidth	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$ Refer to Bandwidth	25°C		42		MHz
IL	Insertion loss	$R_L = 50 \Omega$, $C_L = 5 pF$ V _S = 6 V, f = 1 MHz	25°C		-0.3		dB
ACPSRR	AC Power Supply Rejection Ratio	V_{PP} = 0.62 V on V_{DD} and V_{SS} R _L = 50 Ω , C _L = 5 pF, f = 1 MHz Refer to ACPSRR	ss 25°C -65			dB	
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 6 V, V_{BIAS} = 6 V$ $R_L = 10 k\Omega, C_L = 5 pF,$ f = 20 Hz to 20 kHz Refer to THD + Noise	25°C 0.0009			%	
C _{S(OFF)}	Source off capacitance	V _S = 6 V, f = 1 MHz	25°C 38			pF	
C _{D(OFF)}	Drain off capacitance	V _S = 6 V, f = 1 MHz	25°C		56		pF
C _{S(ON)} , C _{D(ON)}	On capacitance	V _S = 6 V, f = 1 MHz	25°C		150		pF



6.12 +5 V / -8 V Dual Supply: Electrical Characteristics

 V_{DD} = +5 V ± 10%, V_{SS} = -8 V ±10%, GND = 0 V (unless otherwise noted) Typical at V_{DD} = +5 V, V_{SS} = -5 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG	SWITCH					•	
		V _{DD} = +5 V, V _{SS} = -8 V	25°C		4.2	5.5	Ω
R _{ON}	On-resistance	$V_{S} = V_{DD}$ to V_{SS} $I_{D} = -10$ mA	-40°C to +85°C			6.8	Ω
		Refer to On-Resistance	-40°C to +125°C			7.6	Ω
		$V_{\rm S} = V_{\rm DD}$ to $V_{\rm SS}$	25°C		0.1	0.23	Ω
ΔR _{ON}	On-resistance mismatch between channels	$I_{\rm D} = -10 {\rm mA}$	-40°C to +85°C			0.27	Ω
		Refer to On-Resistance	-40°C to +125°C			0.35	Ω
		$V_{S} = V_{DD}$ to V_{SS}	25°C		1	1.5	Ω
R _{ON FLAT}	On-resistance flatness	$I_{\rm D} = -10 {\rm mA}$	-40°C to +85°C			1.7	Ω
		Refer to On-Resistance	-40°C to +125°C			2	Ω
R _{ON DRIFT}	On-resistance drift	V _S = 0 V, I _S = -10 mA Refer to On-Resistance	-40°C to +125°C		0.019		Ω/°C
		V _{DD} = +5.5 V, V _{SS} = -8.8 V	25°C	-0.3	0.1	0.3	nA
	Source off leakage current ⁽¹⁾	Switch state is off $V_S = V_{DD} - 1 / V_{SS} + 1$	–40°C to +85°C	-3		3	nA
I _{S(OFF)}		$V_D = V_{SS} + 1 / V_{DD} - 1$ Refer to Off-Leakage Current	-40°C to +125°C	-50		50	nA
	Drain off leakage current ⁽¹⁾	V _{DD} = +5.5 V, V _{SS} = -8.8 V	25°C	-0.5	0.1	0.5	nA
I _{D(OFF)}		Switch state is off $V_S = V_{DD} - 1 / V_{SS} + 1$	-40°C to +85°C	-3		3	nA
D(OFF)	brain on leakage our ent	$V_D = V_{SS} + 1 / V_{DD} - 1$ Refer to Off-Leakage Current	-40°C to +125°C	-55		55	nA
		V _{DD} = +5.5 V, V _{SS} = -8.8 V	25°C	-0.5	0.1	0.5	nA
I _{S(ON)} I _{D(ON)}	Channel on leakage current ⁽²⁾	Switch state is on $V_S = V_D = V_{DD} - 1 / V_{SS} + 1$ Refer to On-Leakage Current	-40°C to +85°C	-3		3	nA
·D(ON)			-40°C to +125°C	-40		40	nA
LOGIC INF	PUTS (SEL / EN pins)		1	-			
V _{IH}	Logic voltage high		-40°C to +125°C	1.3		44	V
V _{IL}	Logic voltage low		-40°C to +125°C	0		0.8	V
I _{IH}	Input leakage current		-40°C to +125°C		0.005	1	μA
IIL	Input leakage current		-40°C to +125°C	-1	-0.005		μA
C _{IN}	Logic input capacitance		-40°C to +125°C		3		pF
POWER S	UPPLY			1			
			25°C		24	30	μA
I _{DD}	V _{DD} supply current	V_{DD} = +5.5 V, V_{SS} = -8.8 V Logic inputs = 0 V, 5 V, or V_{DD}	-40°C to +85°C			37	μA
			-40°C to +125°C			42	μA
			25°C		1	5	μA
I _{SS}	V _{SS} supply current	V_{DD} = +5.5 V, V_{SS} = -8.8 V Logic inputs = 0 V, 5 V, or V_{DD}	-40°C to +85°C			8	μA
		$\begin{bmatrix} \text{Logic inputs} - 0 & \text{v}, 5 & \text{v}, 0 & \text{V}_{\text{DD}} \end{bmatrix}$	-40°C to +125°C			12	μA

When V_S is positive, V_D is negative, or when V_S is negative, V_D is positive.
When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.



6.13 +5 V / -8 V Dual Supply: Switching Characteristics

 V_{DD} = +5 V ± 10%, V_{SS} = -5 V ±10%, GND = 0 V (unless otherwise noted) Typical at V_{DD} = +5 V, V_{SS} = -5 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
		V _S = 3 V	25°C		180	190	ns
t _{TRAN}	Transition time from control input	$R_{L} = 300 \Omega, C_{L} = 35 pF$	-40°C to +85°C			220	ns
		Refer to Transition Time	-40°C to +125°C			240	ns
		V _S = 3 V	25°C		120	180	ns
t _{ON (EN)}	Turn-on time from enable	R _L = 300 Ω, C _L = 35 pF	-40°C to +85°C			215	ns
		Refer to Turn-on and Turn-off Time	-40°C to +125°C			240	ns
		V _S = 3 V	25°C		130	220	ns
OFF (EN)	Turn-off time from enable	$R_{L} = 300 \Omega, C_{L} = 35 pF$	-40°C to +85°C			245	ns
		Refer to Turn-on and Turn-off Time	-40°C to +125°C			270	ns
		V _S = 3 V,	25°C		60		ns
BBM	Break-before-make time delay	R _L = 300 Ω, C _L = 35 pF	-40°C to +85°C	1			ns
		Refer to Break-Before-Make	-40°C to +125°C	1			ns
		V _{DD} rise time = 1us	25°C		0.19		ms
T _{ON (VDD)}	Device turn on time (V _{DD} to output)	R _L = 300 Ω, C _L = 35pF	–40°C to +85°C		0.19	1	ms
		Refer to Turn-on (VDD) Time	–40°C to +125°C		0.19	1	ms
t _{PD}	Propagation delay	$R_L = 50 \Omega$, $C_L = 5 pF$ Refer to Propagation Delay	25°C		650		ps
Q _{INJ}	Charge injection	$V_D = 0 V, C_L = 1 nF$ Refer to Charge Injection	25°C 14		14		рС
O _{ISO}	Off-isolation	$ \begin{array}{l} R_{L} = 50 \; \Omega \;, \; C_{L} = 5 \; pF \\ V_{S} = 0 \; V, \; f = 100 \; kHz \\ Refer \; to \; Off \; Isolation \end{array} $	25°C –7!		-75		dB
O _{ISO}	Off-isolation	$ \begin{array}{l} R_{L} = 50 \ \Omega \ , \ C_{L} = 5 \ pF \\ V_{S} = 0 \ V, \ f = 1 \ MHz \\ Refer to \ Off \ Isolation \end{array} $	MHz 25°C		-55		dB
X _{TALK}	Crosstalk	$ \begin{array}{l} R_{L} = 50 \; \Omega \;, \; C_{L} = 5 \; pF \\ V_{S} = 0 \; V, \; f = 100 \; kHz \\ Refer to Crosstalk \\ \end{array} $	25°C		-80		dB
X _{TALK}	Crosstalk	$ \begin{array}{l} R_{L} = 50 \; \Omega \;, \; C_{L} = 5 \; pF \\ V_{S} = 0 \; V, \; f = 1MHz \\ Refer to Crosstalk \\ \end{array} $	25°C		-70		dB
BW	-3dB Bandwidth	$ \begin{array}{l} R_{L} = 50 \; \Omega \;, \; C_{L} = 5 \; pF \\ V_{S} = 0 \; V, \\ Refer to Bandwidth \end{array} $	25°C		42		MHz
L	Insertion loss	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 0 V$, $f = 1 MHz$	25°C		-0.3		dB
ACPSRR	AC Power Supply Rejection Ratio	$\label{eq:VPP} \begin{array}{l} V_{PP} = 0.62 \ V \ \text{on} \ V_{DD} \ \text{and} \ V_{SS} \\ R_L = 50 \ \Omega \ , \ C_L = 5 \ \text{pF}, \\ f = 1 \ \text{MHz} \\ \text{Refer to} \ \text{ACPSRR} \end{array}$	25°C		-68		dB
THD+N	Total Harmonic Distortion + Noise	$ \begin{array}{l} V_{PP}=5 \; V, V_{BIAS}=0 \; V \\ R_L \; = \; 10 \; k\Omega \; , \; C_L = 5 \; pF, \\ f = \; 20 \; Hz \; to \; 20 \; kHz \\ Refer \; to \; THD \; + \; Noise \\ \end{array} $	25°C 0.001			%	
C _{S(OFF)}	Source off capacitance	V _S = 0 V, f = 1 MHz	25°C 36		36		pF
C _{D(OFF)}	Drain off capacitance	V _S = 0 V, f = 1 MHz	25°C		53		pF
C _{S(ON),} C _{D(ON)}	On capacitance	V _S = 0 V, f = 1 MHz	25°C		142		pF



6.14 ±5 V Dual Supply: Electrical Characteristics

 V_{DD} = +5 V ± 10%, V_{SS} = -5 V ±10%, GND = 0 V (unless otherwise noted) Typical at V_{DD} = +5 V, V_{SS} = -5 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V _{DD} = +4.5 V, V _{SS} = -4.5 V	25°C		4	7.2	Ω
R _{ON}	On-resistance	$V_{S} = -4.5 V \text{ to } +4.5 V$ $I_{D} = -10 \text{ mA}$	-40°C to +85°C			8.6	Ω
		Refer to On-Resistance	-40°C to +125°C			10	Ω
		$V_{\rm S} = -4.5$ V to +4.5 V	25°C		0.1	0.3	Ω
ΔR _{ON}	On-resistance mismatch between channels	$I_{\rm D} = -10 {\rm mA}$	-40°C to +85°C			0.35	Ω
		Refer to On-Resistance	-40°C to +125°C			0.4	Ω
		$V_{\rm S} = -4.5 \text{V}$ to +4.5 V	25°C		1.3	2.2	Ω
R _{ON FLAT}	On-resistance flatness	I _D = –10 mA	-40°C to +85°C			2.5	Ω
		Refer to On-Resistance	-40°C to +125°C			2.8	Ω
R _{ON DRIFT}	On-resistance drift	V _S = 0 V, I _S = –10 mA Refer to On-Resistance	-40°C to +125°C		0.019		Ω/°C
		V _{DD} = +5.5 V, V _{SS} = -5.5 V	25°C	-0.3	0.05	0.3	nA
I _{S(OFF)}	Source off leakage current ⁽¹⁾	Switch state is off V _S = +4.5 V / –4.5 V	-40°C to +85°C	-1		1	nA
IS(OFF)		$V_D = -4.5 V / + 4.5 V$ Refer to Off-Leakage Current	–40°C to +125°C	-30		30	nA
I _{D(OFF)}		V _{DD} = +5.5 V, V _{SS} = -5.5 V	25°C	-0.4	0.05	0.4	nA
	Drain off leakage current ⁽¹⁾	Switch state is off $V_S = +4.5 V / -4.5 V$	-40°C to +85°C	-3		3	nA
		$V_D = -4.5 V / + 4.5 V$ Refer to Off-Leakage Current	-40°C to +125°C	-50		50	nA
		V _{DD} = +5.5 V, V _{SS} = -5.5 V	25°C	-0.4	0.05	0.4	nA
I _{S(ON)} I _{D(ON)}	Channel on leakage current ⁽²⁾	Switch state is on $V_S = V_D = \pm 4.5 V$	-40°C to +85°C	-3		3	nA
U(UN)		Refer to On-Leakage Current	-40°C to +125°C	-40		40	nA
LOGIC IN	IPUTS (SEL / EN pins)			1			
V _{IH}	Logic voltage high		-40°C to +125°C	1.3		36	V
V _{IL}	Logic voltage low		-40°C to +125°C	0		0.8	V
I _{IH}	Input leakage current		-40°C to +125°C		0.005	1	μA
IIL	Input leakage current		-40°C to +125°C	-1	-0.005		μA
C _{IN}	Logic input capacitance		-40°C to +125°C		3		pF
POWER S	SUPPLY		- 1			I	
			25°C		20	35	μA
I _{DD}	V _{DD} supply current	V_{DD} = +5.5 V, V_{SS} = -5.5 V Logic inputs = 0 V, 5 V, or V_{DD}	-40°C to +85°C			40	μA
			-40°C to +125°C			50	μA
			25°C		0.001	5	μA
I _{SS}	V _{SS} supply current	V_{DD} = +5.5 V, V_{SS} = -5.5 V Logic inputs = 0 V, 5 V, or V_{DD}	-40°C to +85°C			8	μA
		Logic inputs = 0 v, 5 v, or V_{DD}	-40°C to +125°C			15	μA

(1) When V_S is positive, V_D is negative, or when V_S is negative, V_D is positive.

When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating. (2)



6.15 ±5 V Dual Supply: Switching Characteristics


 V_{DD} = +5 V ± 10%, V_{SS} = -5 V ±10%, GND = 0 V (unless otherwise noted) Typical at V_{DD} = +5 V, V_{SS} = -5 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
		V _S = 3 V	25°C		300	400	ns
t _{TRAN}	Transition time from control input	$R_{L} = 300 \Omega, C_{L} = 35 pF$	-40°C to +85°C			490	ns
		Refer to Transition Time	-40°C to +125°C			550	ns
		V _S = 3 V	25°C		220	300	ns
t _{on (en)}	Turn-on time from enable	$R_L = 300 \Omega$, $C_L = 35 pF$ Refer to Turn-on and Turn-off	-40°C to +85°C			350	ns
()		Time	-40°C to +125°C			380	ns
		V _S = 3 V	25°C		210	280	ns
t _{OFF (EN)}	Turn-off time from enable	$R_L = 300 \Omega$, $C_L = 35 pF$ Refer to Turn-on and Turn-off	-40°C to +85°C			330	ns
		Time	-40°C to +125°C			350	ns
		V _S = 3 V,	25°C		50		ns
ввм	Break-before-make time delay	R _L = 300 Ω, C _L = 35 pF	-40°C to +85°C	1			ns
		Refer to Break-Before-Make	-40°C to +125°C	1			ns
		V _{DD} rise time = 100 ns	25°C		0.19		ms
T _{ON (VDD)}	Device turn on time (V _{DD} to output)	R _L = 300 Ω, C _L = 35pF	-40°C to +85°C		0.19	1	ms
. ,		Refer to Turn-on (VDD) Time	-40°C to +125°C		0.19	1	ms
t _{PD}	Propagation delay	$R_L = 50 \Omega$, $C_L = 5 pF$ Refer to Propagation Delay	25°C		650		ps
Q _{INJ}	Charge injection	$V_D = 0 V, C_L = 1 nF$ Refer to Charge Injection	25°C –5			pC	
O _{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 0 V$, f = 100 kHz Refer to Off Isolation	25°C	-75			dB
O _{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 0 V$, $f = 1 MHz$ Refer to Off Isolation	25°C		-55		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 0 V$, $f = 100 kHz$ Refer to Crosstalk	25°C		-117		dB
X _{TALK}	Crosstalk	$ \begin{array}{l} R_{L} = 50 \; \Omega \; , \; C_{L} = 5 \; pF \\ V_{S} = 0 \; V, \; f = 1 \; MHz \\ Refer to Crosstalk \\ \end{array} $	25°C		-106		dB
BW	–3dB Bandwidth	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 0 V$, Refer to Bandwidth	25°C		43		MHz
IL	Insertion loss	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 0 V$, $f = 1 MHz$	25°C		-0.35		dB
ACPSRR	AC Power Supply Rejection Ratio	V_{PP} = 0.62 V on V_{DD} and V_{SS} R _L = 50 Ω , C _L = 5 pF, f = 1 MHz Refer to ACPSRR	s 25°C –68			dB	
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 5 V, V_{BIAS} = 0 V$ $R_{L} = 10 k\Omega, C_{L} = 5 pF,$ f = 20 Hz to 20 kHz Refer to THD + Noise	25°C		0.001		%
C _{S(OFF)}	Source off capacitance	V _S = 0 V, f = 1 MHz	25°C		40		pF
C _{D(OFF)}	Drain off capacitance	V _S = 0 V, f = 1 MHz	25°C		60		pF
C _{S(ON),} C _{D(ON)}	On capacitance	V _S = 0 V, f = 1 MHz	25°C		150		pF




6.16 Typical Characteristics

at $T_A = 25^{\circ}C$













at T_A = 25°C













at $T_A = 25^{\circ}C$





at T_A = 25°C





7 Parameter Measurement Information

7.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (D) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol R_{ON} is used to denote on-resistance. \boxtimes 7-1 shows the measurement setup used to measure R_{ON} . Voltage (V) and current (I_{SD}) are measured using the following setup, where R_{ON} is computed as $R_{ON} = V / I_{SD}$:




図 7-1. On-Resistance

7.2 Off-Leakage Current


There are two types of leakage currents associated with a switch during the off state:

- 1. Source off-leakage current.
- 2. Drain off-leakage current.

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol $I_{S(OFF)}$.

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol $I_{D(OFF)}$.

Z 7-2 shows the setup used to measure both off-leakage currents.







7.3 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol $I_{S(ON)}$.

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol $I_{D(ON)}$.

Either the source pin or drain pin is left floating during the measurement. \boxtimes 7-3 shows the circuit used for measuring the on-leakage current, denoted by $I_{S(ON)}$ or $I_{D(ON)}$.





図 7-3. On-Leakage Measurement Setup

7.4 Transition Time

Transition time is defined as the time taken by the output of the device to rise or fall 90% after the address signal has risen or fallen past the logic threshold. The 90% transition measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. \boxtimes 7-4 shows the setup used to measure transition time, denoted by the symbol t_{TRANSITION}.







7.5 t_{ON(EN)} and t_{OFF(EN)}

Turn-on time is defined as the time taken by the output of the device to rise to 90% after the enable has risen past the logic threshold. The 90% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. \boxtimes 7-5 shows the setup used to measure turn-on time, denoted by the symbol t_{ON(EN)}.

Turn-off time is defined as the time taken by the output of the device to fall to 10% after the enable has fallen past the logic threshold. The 10% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. \boxtimes 7-5 shows the setup used to measure turn-off time, denoted by the symbol t_{OFF(EN)}.




図 7-5. Turn-On and Turn-Off Time Measurement Setup

7.6 Break-Before-Make

Break-before-make delay is a safety feature that prevents two inputs from connecting when the device is switching. The output first breaks from the on-state switch before making the connection with the next on-state switch. The time delay between the *break* and the *make* is known as break-before-make delay. \boxtimes 7-6 shows the setup used to measure break-before-make delay, denoted by the symbol t_{OPEN(BBM)}.




図 7-6. Break-Before-Make Delay Measurement Setup



7.7 t_{ON (VDD)} Time

The $t_{ON (VDD)}$ time is defined as the time taken by the output of the device to rise to 90% after the supply has risen past the supply threshold. The 90% measurement is used to provide the timing of the device turning on in the system. \boxtimes 7-7 shows the setup used to measure turn on time, denoted by the symbol $t_{ON (VDD)}$.




図 7-7. t_{ON (VDD)} Time Measurement Setup

7.8 Propagation Delay

Propagation delay is defined as the time taken by the output of the device to rise or fall 50% after the input signal has risen or fallen past the 50% threshold. \boxtimes 7-8 shows the setup used to measure propagation delay, denoted by the symbol t_{PD}.




図 7-8. Propagation Delay Measurement Setup



7.9 Charge Injection

The TMUX6219 has a transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol Q_{C} . \boxtimes 7-9 shows the setup used to measure charge injection from source (Sx) to drain (D).





図 7-9. Charge-Injection Measurement Setup

7.10 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (D) of the device when a signal is applied to the source pin (Sx) of an off-channel. \boxtimes 7-10 shows the setup used to measure, and the equation used to calculate off isolation.




☑ 7-10. Off Isolation Measurement Setup



7.11 Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (D) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel. \boxtimes 7-11 shows the setup used to measure, and the equation used to calculate crosstalk.



Z 7-11. Crosstalk Measurement Setup

7.12 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (D) of the device. \boxtimes 7-12 shows the setup used to measure bandwidth.




図 7-12. Bandwidth Measurement Setup



7.13 THD + Noise

The total harmonic distortion (THD) of a signal is a measurement of the harmonic distortion, and is defined as the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency at the mux output.

The on-resistance of the device varies with the amplitude of the input signal and results in distortion when the drain pin is connected to a low-impedance load. Total harmonic distortion plus noise is denoted as THD + N.





図 7-13. THD + N Measurement Setup

7.14 Power Supply Rejection Ratio (PSRR)

PSRR measures the ability of a device to prevent noise and spurious signals that appear on the supply voltage pin from coupling to the output of the switch. The DC voltage on the device supply is modulated by a sine wave of 620 mV_{PP}. The ratio of the amplitude of signal on the output to the amplitude of the modulated signal is the ACPSRR. A high ratio represents a high degree of tolerance to supply rail variation.

This helps stabilize the supply and immediately filter as much of the supply noise as possible.





 $PSRR = 20 \times Log \frac{V_{OUT}}{V_{IN}}$

図 7-14. ACPSRR Measurement Setup



8 Detailed Description

8.1 Overview

The TMUX6219 is a 2:1, 1-channel switch. Each input is turned on or turned off based on the state of the select line and enable pin.

8.2 Functional Block Diagram




図 8-1. TMUX6219 Functional Block Diagram

8.3 Feature Description

8.3.1 Bidirectional Operation

The TMUX6219 conducts equally well from source (Sx) to drain (D) or from drain (D) to source (Sx). Each channel has very similar characteristics in both directions and supports both analog and digital signals.

8.3.2 Rail to Rail Operation

The valid signal path input or output voltage for TMUX6219 ranges from V_{SS} to V_{DD} .

8.3.3 1.8 V Logic Compatible Inputs

The TMUX6219 has 1.8-V logic compatible control for all logic control inputs. 1.8-V logic level inputs allows the TMUX6219 to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and BOM cost. For more information on 1.8 V logic implementations refer to *Simplifying Design with 1.8 V logic Muxes and Switches*.

8.3.4 Fail-Safe Logic

The TMUX6219 supports Fail-Safe Logic on the control input pins (EN and SEL) allowing for operation up to 36 V above ground, regardless of the state of the supply pins. This feature allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pins. For example, the Fail-Safe Logic feature allows the logic input pins of the TMUX6219 to be ramped to +36 V while V_{DD} and V_{SS} = 0 V. The logic control inputs are protected against positive faults of up to +36 V in powered-off condition, but do not offer protection against negative overvoltage conditions.



8.3.5 Latch-Up Immune

Latch-up is a condition where a low impedance path is created between a supply pin and ground. This condition is caused by a trigger (current injection or overvoltage), but once activated, the low impedance path remains even after the trigger is no longer present. This low impedance path may cause system upset or catastrophic damage due to excessive current levels. The latch-up condition typically requires a power cycle to eliminate the low impedance path.

The TMUX62xx family of devices are constructed on Silicon on Insulator (SOI) based process where an oxide layer is added between the PMOS and NMOS transistor of each CMOS switch to prevent parasitic structures from forming. The oxide layer is also known as an insulating trench and prevents triggering of latch up events due to overvoltage or current injections. The latch-up immunity feature allows the TMUX62xx family of switches and multiplexers to be used in harsh environments.

8.3.6 Ultra-Low Charge Injection

The TMUX6219 has a transmission gate topology, as shown in \boxtimes 8-2. Any mismatch in the stray capacitance associated with the NMOS and PMOS causes an output level change whenever the switch is opened or closed.




図 8-2. Transmission Gate Topology

The TMUX6219 contains specialized architecture to reduce charge injection on the source (Sx). To further reduce charge injection in a sensitive application, a compensation capacitor (Cp) can be added on the drain (D). This will ensure that excess charge from the switch transition will be pushed into the compensation capacitor on the drain (D) instead of the source (Sx). As a general rule, Cp should be $20 \times$ larger than the equivalent load capacitance on the source (Sx). \boxtimes 8-3 shows charge injection variation with source voltage with different compensation capacitors on the Drain side.




図 8-3. Charge Injection Compensation



8.4 Device Functional Modes

When the EN pin of the TMUX6219 is pulled high, one of the switches is closed based on the state of the SEL pin. When the EN pin is pulled low, both of the switches are in an open state regardless of the state of the SEL pin. The control pins can be as high as 36 V.

The TMUX6219 can be operated without any external components except for the supply decoupling capacitors. The EN pin has an internal pull-up resistor of 4 M Ω and SEL pin has internal pull-down resistor of 4 M Ω . If unused, the EN pin must be tied to V_{DD} and SEL pin must be tied to GND to ensure the device does not consume additional current as highlighted in *Implications of Slow or Floating CMOS Inputs*. Unused signal path inputs (S1, S2, or D) should be connected to GND.

8.5 Truth Tables

 \pm 8-1 provides the truth tables for the TMUX6219.

EN	SEL	Selected Source Connected To Drain (D) Pin						
0	X ⁽¹⁾	All sources are off (HI-Z)						
1	0	S1						
1	1	S2						

表 8-1. TMUX6219 Truth Table

(1) X denotes *do not care*.



9 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

9.1 Application Information


TMUX6219 is part of the precision switches and multiplexers family of devices. TMUX6219 offers low RON, low on and off leakage currents and ultra-low charge injection performance. These properties make TMUX6219 ideal for implementing high precision industrial systems requiring selection of one of two inputs or outputs.

9.2 Typical Application

9.2.1 Power Amplifier Gate Driver

One application of the TMUX6219 is for input control of a power amplifier gate driver. Utilizing a switch allows a system to control when the DAC is connected to the power amplifier and can stop biasing the power amplifier by switching the gate to V_{SS} . The wide dual supply range of ±4.5 V to ±18 V allows the switch to work with GaN power amplifiers, and the wide single supply range 4.5 V to 36 V works well with LDMOS power amplifiers.

9-1 shows the TMUX6219 configured for control of the power amplifier gate driver in GaN application.



9-1. Power Amplifier Gate Driver

9.2.2 Design Requirements

For the design example, use the parameters listed in \pm 9-1.

表 9-1. Design Parameters

PARAMETERS	VALUES			
PARAIVIETERS	GAN application	LDMOS application		
Supply (V _{DD})	8 V	5 V		
Supply (V _{SS})	-12 V	0 V		
MUX I/O signal range	−12 V to 8 V (Rail-to-Rail)	0 V to 5 V (Rail-to-Rail)		
Control logic thresholds	1.8 V compatiable (up to V _{DD})	1.8 V compatiable (up to V _{DD})		
EN	EN pulled high to enable the switch	EN pulled high to enable the switch		




9.2.3 Detailed Design Procedure

The application shown in \boxtimes 9-1 demonstrates how to toggle between the DAC output and low signal voltage for control of a GaN power amplifier using a single control input. The DAC output is utilized to bias the gate of the power amplifier and can be disconnected from the circuit using the select pin of the switch. The TMUX6219 can support 1.8 V logic signals on the control input, allowing the device to interface with low logic controls of an FPGA or MCU. The TMUX6219 can operate without any external components except for the supply decoupling capacitors. The select pin has an internal pull-down resistor to prevent floating input logic. All inputs to the switch must fall within the recommended operating conditions of the TMUX6219 including signal range and continuous current. For this design with a positive supply of 8 V on V_{DD} and negative supply of -12 V on V_{SS}, the signal range can be 8 V to -12 V. The maximum continuous current (I_{DC}) can be up to 330 mA as shown in the *Recommended Operating Conditions table* for wide-range current measurement.

9.2.4 Application Curve

The low on and off leakage currents of TMUX6219 and ultra-low charge injection performance make this device ideal for implementing high precision industrial systems. ⊠ 9-2 shows the plot for the charge injection versus source voltage for the TMUX6219.



2 9-2. Charge Injection vs Drain Voltage

10 Power Supply Recommendations

The TMUX6219 operates across a wide supply range of of ±4.5 V to ±18 V (4.5 V to 36 V in single-supply mode). As shown in \boxtimes 9-1, the device also performs well with asymmetrical supplies such as V_{DD} = 5 V and V_{SS} = -8 V.


Power-supply bypassing improves noise margin and prevents switching noise propagation from the supply rails to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from 0.1 μ F to 10 μ F at both the V_{DD} and V_{SS} pins to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to power and ground planes. Always ensure the ground (GND) connection is established before supplies are ramped.



11 Layout

11.1 Layout Guidelines

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self-inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. \boxtimes 11-1 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.




🛛 11-1. Trace Example

Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.

☑ 11-2 illustrates an example of a PCB layout with the TMUX6219. Some key considerations are as follows:


- Decouple the supply pins with a 0.1-µF and 1 µF capacitor, and place the lowest value capacitor as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the supply voltage.
- Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.
- Using multiple vias in parallel will lower the overall inductance and is beneficial for connection to ground planes.

11.2 Layout Example













12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Improve Stability Issues with Low CON Multiplexers application brief
- Texas Instruments, Improving Signal Measurement Accuracy in Automated Test Equipment application brief
- Texas Instruments, Multiplexers and Signal Switches Glossary application report
- Texas Instruments, QFN/SON PCB Attachment application report
- Texas Instruments, Quad Flatpack No-Lead Logic Packages application report
- Texas Instruments, Simplifying Design with 1.8 V logic Muxes and Switches application brief
- Texas Instruments, System-Level Protection for High-Voltage Analog Multiplexers application report
- Texas Instruments, True Differential, 4 x 2 MUX, Analog Front End, Simultaneous-Sampling ADC Circuit application report

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 サポート・リソース

TI E2E[™] サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接 得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得るこ とができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

12.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(')		J			(2)	(6)	(0)		(-10)	
PTMUX6219RQXR	ACTIVE	WSON	RQX	8	2500	TBD	Call TI	Call TI	-40 to 125		Samples
TMUX6219DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	X219	Samples
TMUX6219RQXR	ACTIVE	WSON	RQX	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	H219	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TMUX6219 :

• Automotive : TMUX6219-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are no	ominal
------------------------	--------

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX6219DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

26-Aug-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX6219DGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0

DGK0008A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



DGK0008A

EXAMPLE BOARD LAYOUT

[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



DGK0008A

EXAMPLE STENCIL DESIGN

[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.




RQX0008A



PACKAGE OUTLINE

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




RQX0008A

EXAMPLE BOARD LAYOUT

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




RQX0008A

EXAMPLE STENCIL DESIGN

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

TIは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや 設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供してお り、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的に かかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプ リケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載す ることは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを 自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供され ています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありま せん。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated