









TMUX7208, TMUX7209 JAJSJI9E - JULY 2020 - REVISED JANUARY 2022

TMUX720x 44V、ラッチアップ・フリー、8:1、1 チャネル / 4:1、2 チャネル高精度マ ルチプレクサ、1.8V ロジック対応

1 特長

- ラッチアップ・フリー
- デュアル電源電圧範囲: ±4.5V~±22V
- 単一電源電圧範囲:4.5V~44V
- 低オン抵抗:4Ω
- 少ない電荷注入:3pC
- 大電流対応: 400mA (最大値) (WQFN)
- 大電流対応: 300mA (最大値) (TSSOP)
- -40℃~+125℃の動作温度範囲
- 1.8V ロジック互換入力
- ロジック・ピンにプルダウン抵抗を内蔵
- フェイルセーフ・ロジック
- レール・ツー・レール動作
- 双方向の信号パス
- ブレイク・ビフォー・メイクのスイッチング動作

2 アプリケーション

- ファクトリ・オートメーション / 制御
- プログラマブル・ロジック・コントローラ (PLC)
- アナログ入力モジュール
- 半導体試験用機器
- バッテリ・テスト機器
- 超音波スキャナ
- メディカル・モニタと診断
- 光学ネットワーク機器
- 光学テスト機器
- 有線ネットワーク
- データ・アクイジション・システム (DAQ)

3 概要


TMUX7208 は 8:1、シングル・チャネル、 TMUX7209 は 4:1、2 チャネルの高精度マルチプレク サであり、低いオン抵抗と少ない電荷注入を特長とし ています。このデバイスは単一電源 (4.5V~44V)、デ ュアル電源 (±4.5V~±22V)、または非対称電源 (V_{DD} = 12V、V_{SS} = -5V など) で適切に動作します。 TMUX720x は、ソース (Sx) およびドレイン (Dx) ピ ンで、 V_{SS} から V_{DD} までの範囲の双方向アナログお よびデジタル信号をサポートします。


TMUX720x は高精度スイッチおよびマルチプレク サ・ファミリの製品であり、オンおよびオフ時のリー ク電流が非常に小さいため、高精度の測定用途に使用 できます。TMUX72xx ファミリはラッチアップ・フ リーであるため、過電圧イベントによってよく発生す るデバイス内の寄生構造間の好ましくない大電流イ ベントを防止できます。ラッチアップ状態は通常、電 源レールがオフにされるまで継続するため、デバイス の故障の原因となる場合があります。このラッチアッ プ・フリーという特長により、TMUX72xx スイッチ およびマルチプレクサ・ファミリは過酷な環境でも使 用できます。

製品情報(1)

部品番号	パッケージ	本体サイズ (公称)
TMUX7208	TSSOP (16) (PW)	5.00mm × 4.40mm
TMUX7209	WQFN (16) (RUM)	4.00mm × 4.00mm

提供されているすべてのパッケージについては、データシー トの末尾にあるパッケージ・オプションについての付録を参 照してください。





TMUX7208 と TMUX7209 のブロック図



Table of Contents

1 特長		8.8 Propagation Delay	24
- 111-1	1	8.9 Charge Injection	
4.5	1	8.10 Off Isolation	
4 Revision History	2	8.11 Crosstalk	26
5 Device Comparison Table	4	8.12 Bandwidth	26
6 Pin Configuration and Functions		8.13 THD + Noise	<mark>27</mark>
7 Specifications		8.14 Power Supply Rejection Ratio (PSRR)	<mark>27</mark>
7.1 Absolute Maximum Ratings		9 Detailed Description	
7.2 ESD Ratings		9.1 Overview	
7.3 Thermal Information		9.2 Functional Block Diagram	
7.4 Recommended Operating Conditions	7	9.3 Feature Description	
7.5 Source or Drain Continuous Current		9.4 Device Functional Modes	
7.6 ±15 V Dual Supply: Electrical Characteristics		9.5 Truth Tables	
7.7 ±15 V Dual Supply: Switching Characteristics		10 Application and Implementation	31
7.8 ±20 V Dual Supply: Electrical Characteristics		10.1 Application Information	
7.9 ±20 V Dual Supply: Switching Characteristics		10.2 Typical Application	
7.10 44 V Single Supply: Electrical Characteristics		11 Power Supply Recommendations	
7.11 44 V Single Supply: Switching Characteristics		12 Layout	
7.12 12 V Single Supply: Electrical Characteristics		12.1 Layout Guidelines	
7.13 12 V Single Supply: Switching Characteristics		12.2 Layout Example	
7.14 Typical Characteristics		13 Device and Documentation Support	
8 Parameter Measurement Information		13.1 Documentation Support	
8.1 On-Resistance		13.2 Receiving Notification of Documentation U	
8.2 Off-Leakage Current		13.3 サポート・リソース	
8.3 On-Leakage Current		13.4 Trademarks	
8.4 Transition Time		13.5 Electrostatic Discharge Caution	36
8.5 t _{ON(EN)} and t _{OFF(EN)}		13.6 Glossary	
8.6 Break-Before-Make		14 Mechanical, Packaging, and Orderable	
8.7 t _{ON (VDD)} Time		Information	36
4 🚍 - 1 1 1 1 1 1 4			
4 Revision History 資料番号末尾の英字は改訂を表しています。その	改訂履	歴は英語版に準じています。	
			Page
資料番号末尾の英字は改訂を表しています。その Changes from Revision D (September 2021) to	Revis		
資料番号末尾の英字は改訂を表しています。その Changes from Revision D (September 2021) to • Updated the <i>Truth Tables</i> section	Revis	ion E (January 2022)	30
資料番号末尾の英字は改訂を表しています。そのChanges from Revision D (September 2021) to ・ Updated the <i>Truth Tables</i> section	Revis	ion E (January 2022) (September 2021)	30
資料番号末尾の英字は改訂を表しています。その Changes from Revision D (September 2021) to Updated the <i>Truth Tables</i> section	Revis	ion E (January 2022) (September 2021) ステータスを「 <i>プレビュー</i> 」から「 <i>アクティ</i> フ	30 Page ブ」に変
資料番号末尾の英字は改訂を表しています。その Changes from Revision D (September 2021) to Updated the <i>Truth Tables</i> section	sion D	ion E (January 2022) (September 2021) ステータスを「 <i>プレビュー</i> 」から「 <i>アクティス</i>	Page ブ」に変
資料番号末尾の英字は改訂を表しています。その Changes from Revision D (September 2021) to Updated the Truth Tables section	sion D	ion E (January 2022) (September 2021) ステータスを「 <i>プレビュー</i> 」から「 <i>アクティス</i>	Page ブ」に変 1
資料番号末尾の英字は改訂を表しています。その Changes from Revision D (September 2021) to Updated the <i>Truth Tables</i> section	sion D ージの ogic Pi	ion E (January 2022) (September 2021) コステータスを「プレビュー」から「アクティン	Page ブ」に変 1 6
資料番号末尾の英字は改訂を表しています。その Changes from Revision D (September 2021) to Updated the <i>Truth Tables</i> section	sion D ージの ogic Pi	ion E (January 2022) (September 2021) ステータスを「 <i>プレビュー</i> 」から「 <i>アクティス</i>	Page ブ」に変 1 6
資料番号末尾の英字は改訂を表しています。その Changes from Revision D (September 2021) to Updated the Truth Tables section	sion D ージの ogic Pi	ion E (January 2022) (September 2021) コステータスを「プレビュー」から「アクティン	Page ブ」に変 1 6 28
資料番号末尾の英字は改訂を表しています。その Changes from Revision D (September 2021) to Updated the Truth Tables section	o Revision D ージの ogic Pi	ion E (January 2022) (September 2021) ステータスを「プレビュー」から「アクティス	Page ブ」に変
資料番号末尾の英字は改訂を表しています。その Changes from Revision D (September 2021) to Updated the Truth Tables section	sion D ージの ogic Pi nes in th	ion E (January 2022) (September 2021) ステータスを「プレビュー」から「アクティス ns section	Page ブ」に変
資料番号末尾の英字は改訂を表しています。その Changes from Revision D (September 2021) to Updated the Truth Tables section	sion D ージの ogic Pi nes in th	ion E (January 2022) (September 2021) ステータスを「プレビュー」から「アクティス ns section	Page ブ」に変
資料番号末尾の英字は改訂を表しています。その Changes from Revision D (September 2021) to Updated the Truth Tables section	sion D ージの ogic Pi nes in th	ion E (January 2022) (September 2021) ロステータスを「プレビュー」から「アクティンの ns section	Page ブ」に変
資料番号末尾の英字は改訂を表しています。その Changes from Revision D (September 2021) to Updated the Truth Tables section	sion D ージの ogic Pi ones in th	ion E (January 2022) (September 2021) ロステータスを「プレビュー」から「アクティンの ns section	Page ブ」に変 1 28 29 35 Page
資料番号末尾の英字は改訂を表しています。その Changes from Revision D (September 2021) to Updated the Truth Tables section	sion D ージの ogic Pi ones in th	ion E (January 2022) (September 2021) ステータスを「プレビュー」から「アクティン ns section	Page ブ」に変1
資料番号末尾の英字は改訂を表しています。その Changes from Revision D (September 2021) to Updated the Truth Tables section	sion D ージの ogic Pi ones in the	ion E (January 2022) (September 2021) ステータスを「プレビュー」から「アクティン ns section	Page ブ」に変



www.tij.co.jp


•	Added thermal information for QFN package7
	Added I _{DC} specs for QFN package in Source or Drain Continuous Current table
	Updated V _{DD} rise time value from 100ns to 1µs in T _{ON(VDD)} test condition9
	Updated C _L value from 1nF to 100pF in Charge Injection test condition9
	, ,



5 Device Comparison Table

PRODUCT	DESCRIPTION
TMUX7208	Low-Leakage-Current, Precision, 8:1, 1-Ch. multiplexer
TMUX7209	Low-Leakage-Current, Precision, 4:1, 2-Ch. multiplexer

6 Pin Configuration and Functions






図 6-1. TMUX7208: PW Package 16-Pin TSSOP Top 図 6-2. TMUX7208: RUM Package 16-Pin WQFN Top View

主に1	TRALI	V7200	Dim	Functions	
20 h-1	IIVIII	X / 701X	PIN	FIINCTIONS	٤

NAME	PW NO.	RUM NO.	TYPE ⁽¹⁾	DESCRIPTION ⁽²⁾	
A0	1	15	I	Logic control input, has internal 4 M Ω pull-down resistor. Controls the switch configuration as shown in ± 0 ± 2 9.5.	
A1	16	14	ı	Logic control input, has internal 4 M Ω pull-down resistor. Controls the switch configuration as shown in $2999999999999999999999999999999999999$	
A2	15	13	I	Logic control input, has internal 4 M Ω pull-down resistor. Controls the switch configuration as shown in $\pm 0 > 3 > 9.5$.	
D	8	6	I/O	Drain pin. Can be an input or output.	
EN	2	16	I	Active high logic enable, has internal 4 M Ω pull-down resistor. When this pin is low, all switches are turned off. When this pin is high, the Ax logic input determines which switch is turned on.	
GND	14	12	Р	Ground (0 V) reference.	
S1	4	2	I/O	Source pin 1. Can be an input or output.	
S2	5	3	I/O	Source pin 2. Can be an input or output.	
S3	6	4	I/O	Source pin 3. Can be an input or output.	
S4	7	5	I/O	Source pin 4. Can be an input or output.	
S5	12	10	I/O	Source pin 5. Can be an input or output.	
S6	11	9	I/O	Source pin 6. Can be an input or output.	
S7	10	8	I/O	Source pin 7. Can be an input or output.	
S8	9	7	I/O	Source pin 8. Can be an input or output.	
VDD	13	11	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 μF to 10 μF between V _{DD} ar GND.	
VSS	3	1	Р	Negative power supply. This pin is the most negative power-supply potential. In single-supply applications, this pin can be connected to ground. For reliable operation, connect a decoupling capacitor ranging from 0.1 μF to 10 μF between VSS and GND.	
Thermal Pad			The thermal pad is not connected internally. It is recommended that the pad be tied to GND or VSS for best performance.		

- (1) I = input, O = output, I/O = input and output, P = power.
- (2) Refer to セクション 9.4 for what to do with unused pins.




図 6-3. TMUX7209: PW Package 16-Pin TSSOP Top 図 6-4. TMUX7209: RUM Package 16-Pin WQFN Top View

表 6-2. TMUX7209 Pin Functions

NAME	PW NO.	RUM NO.	TYPE ⁽¹⁾	DESCRIPTION ⁽²⁾	
A0	1	15	I	Logic control input, has internal pull-down resistor. Controls the switch configuration as shown in セクション 9.5.	
A1	16	14	I	Logic control input, has internal pull-down resistor. Controls the switch configuration as shown in $\pm 29 \pm 9.5$.	
DA	8	6	I/O	Drain Terminal A. Can be an input or an output.	
DB	9	7	I/O	Drain Terminal B. Can be an input or an output.	
EN	2	16	I	Active high logic enable, has internal pull-up resistor. When this pin is low, all switches are turned off. When this pin is high, the Ax logic input determines which switch is turned on.	
GND	15	13	Р	Ground (0 V) reference.	
S1A	4	2	I/O	Source pin 1A. Can be an input or output.	
S1B	13	11	I/O	Source pin 1B. Can be an input or output.	
S2A	5	3	I/O	Source pin 2A. Can be an input or output.	
S2B	12	10	I/O	Source pin 2B. Can be an input or output.	
S3A	6	4	I/O	Source pin 3A. Can be an input or output.	
S3B	11	9	I/O	Source pin 3B. Can be an input or output.	
S4A	7	5	I/O	Source pin 4A. Can be an input or output.	
S4B	10	8	I/O	Source pin 4B. Can be an input or output.	
VDD	14	12	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between V _{DD} ar GND.	
VSS	3	1	Р	Negative power supply. This pin is the most negative power-supply potential. In single-supply applications, this pin can be connected to ground. For reliable operation, connect a decoupling capacitor ranging from 0.1 µF to 10 µF between V _{SS} and GND.	
Thermal Pad		_	The thermal pad is not connected internally. It is recommended that the pad be tied to GND or VSS for best performance.		

⁽¹⁾ I = input, O = output, I/O = input and output, P = power.

⁽²⁾ Refer to セクション 9.4 for what to do with unused pins.



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
V _{DD} – V _{SS}			48	V
V _{DD}	Supply voltage	-0.5	48	V
V _{SS}		-48	0.5	V
V _{ADDRESS} or V _{EN}	Logic control input pin voltage (EN, A0, A1, A2)	-0.5	48	V
I _{ADDRESS} or I _{EN}	Logic control input pin current (EN, A0, A1, A2)	-30	30	mA
V _S or V _D	Source or drain voltage (Sx, D)	V _{SS} -0.5	V _{DD} +0.5	V
I _{IK}	Diode clamp current ⁽³⁾	-30	30	mA
I _S or I _{D (CONT)}	Source or drain continuous current (Sx, D)		I _{DC} + 10 % ⁽⁴⁾	mA
T _A	Ambient temperature	-55	150	°C
T _{stg}	Storage temperature	-65	150	°C
T _J	Junction temperature		150	°C
Б	Total power dissipation (QFN package) ⁽⁵⁾		1650	mW
P _{tot}	Total power dissipation (TSSOP package) ⁽⁵⁾		700	mW

- (1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to ground, unless otherwise specified.
- (3) Pins are diode-clamped to the power-supply rails. Over voltage signals must be voltage and current limited to maximum ratings.
- (4) Refer to Source or Drain Continuous Current table for I_{DC} specifications.
- (5) For QFN package: P_{tot} derates linearily above T_A = 70°C by 24.4mW/°C. For TSSOP package: P_{tot} derates linearily above T_A = 70°C by 10.8mW/°C.

7.2 ESD Ratings

			VALUE	UNIT	
TMUX72	08 in PW package				
.,	Clastrostatia diapharea	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±2000	V	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±500	V	
TMUX72	9 in PW package	·			
V	Clastrostatia diapharea	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±1500	V	
$V_{(ESD)}$	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±500	\ 	
TMUX72	08 and TMUX7209 in RUM package	·			
$V_{(ESD)}$	Clastrostatia diapharea	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±1000	V	
	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±500	V	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Thermal Information

		TMU		
	THERMAL METRIC ⁽¹⁾	PW (TSSOP)	RUM (WQFN)	UNIT
		16 PINS	16 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	93.5	41.2	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	24.9	24.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	40.0	16.1	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1.0	0.2	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	39.4	16.1	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	2.8	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V _{DD} – V _{SS} (1)	Power supply voltage differential	4.5	44	V
V _{DD}	Positive power supply voltage	4.5	44	V
V _S or V _D	Signal path input/output voltage (source or drain pin) (Sx, D)	V _{SS}	V_{DD}	V
V _{ADDRESS} or V _{EN}	Address or enable pin voltage	0	44	V
I _S or I _{D (CONT)}	Source or drain continuous current (Sx, D)		I _{DC} (2)	mA
T _A	Ambient temperature	-40	125	°C

 V_{DD} and V_{SS} can be any value as long as 4.5 V \leq ($V_{DD} - V_{SS}$) \leq 44 V, and the minimum V_{DD} is met. Refer to *Source or Drain Continuous Current* table for I_{DC} specifications.

7.5 Source or Drain Continuous Current

at supply voltage of V_{DD} ± 10%, V_{SS} ± 10 % (unless otherwise noted)

CONTIN	CONTINUOUS CURRENT PER CHANNEL (IDC)		T _A = 85°C	T _Δ = 125°C	UNIT
PACKAGE	TEST CONDITIONS	T _A = 25°C	1A - 83 C	1A - 125 C	ONII
	+44 V Dual Supply ⁽¹⁾	300	190	110	mA
	±15 V Dual Supply	300	190	110	mA
PW (TSSOP)	+12 V Single Supply	220	150	90	mA
	±5 V Dual Supply	210	140	90	mA
	+5 V Single Supply	170	110	70	mA
	+44 V Single Supply ⁽¹⁾	400	230	120	mA
	±15 V Dual Supply	400	230	120	mA
RUM (WQFN)	+12 V Single Supply	310	190	100	mA
	±5 V Dual Supply	300	190	100	mA
	+5 V Single Supply	230	150	90	mA

(1) Specified for nominal supply voltage only.



7.6 ±15 V Dual Supply: Electrical Characteristics

 V_{DD} = +15 V ± 10%, V_{SS} = -15 V ±10%, GND = 0 V (unless otherwise noted) Typical at V_{DD} = +15 V, V_{SS} = -15 V, T_A = 25°C (unless otherwise noted)

rypiodi d	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V _S = -10 V to +10 V	25°C		4	5.9	Ω
R _{ON}	On-resistance	$I_D = -10 \text{ mA}$	-40°C to +85°C			7.4	Ω
		Refer to On-Resistance	-40°C to +125°C			8.7	Ω
		V _S = -10 V to +10 V	25°C		0.2	0.7	Ω
ΔR_{ON}	On-resistance mismatch between channels	$I_D = -10 \text{ mA}$	-40°C to +85°C			0.8	Ω
	Chamieis	Refer to On-Resistance	-40°C to +125°C			0.9	Ω
		V _S = -10 V to +10 V	25°C		0.4	1.5	Ω
R _{ON FLAT}	On-resistance flatness	$I_S = -10 \text{ mA}$	-40°C to +85°C			1.7	Ω
		Refer to On-Resistance	-40°C to +125°C			1.8	Ω
R _{ON DRIFT}	On-resistance drift	V _S = 0 V, I _S = -10 mA Refer to On-Resistance	-40°C to +125°C		0.02		Ω/°C
		V _{DD} = 16.5 V, V _{SS} = -16.5 V	25°C	-0.4	0.04	0.4	nA
I _{S(OFF)}	Source off leakage current ⁽¹⁾	Switch state is off $V_S = +10 \text{ V} / -10 \text{ V}$	-40°C to +85°C	-1		1	nA
·5(OFF)	S(OFF)	V _D = -10 V / + 10 V Refer to Off-Leakage Current	-40°C to +125°C	-5		5	nA
		V _{DD} = 16.5 V, V _{SS} = -16.5 V	25°C	-0.4	0.04	0.4	nA
I _{D(OFF)}	Drain off leakage current ⁽¹⁾	Switch state is off $V_S = +10 \text{ V} / -10 \text{ V}$	-40°C to +85°C	-6		6	nA
·D(OFF)	Jan on loakage carroin	V _D = -10 V / + 10 V Refer to Off-Leakage Current	-40°C to +125°C	-42		42	nA
		V _{DD} = 16.5 V, V _{SS} = -16.5 V	25°C	-0.4	0.04	0.4	nA
I _{S(ON)}	Channel on leakage current ⁽²⁾	Switch state is on $V_S = V_D = \pm 10 \text{ V}$	-40°C to +85°C	-5		5	nA
I _{D(ON)}		Refer to On-Leakage Current	-40°C to +125°C	-40		40	nA
LOGIC INF	PUTS (EN, A0, A1, A2)			•		·	
V _{IH}	Logic voltage high		-40°C to +125°C	1.3		44	V
V _{IL}	Logic voltage low		-40°C to +125°C	0		8.0	V
I _{IH}	Input leakage current		-40°C to +125°C		0.4	1.2	μA
I _{IL}	Input leakage current		-40°C to +125°C	-0.1	-0.005		μA
C _{IN}	Logic input capacitance		-40°C to +125°C		3.5		pF
POWER S	UPPLY			•		·	
			25°C		35	57	μA
I_{DD}	V _{DD} supply current	$V_{DD} = 16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$ Logic inputs = 0 V, 5 V, or V_{DD}	-40°C to +85°C			60	μΑ
			-40°C to +125°C			75	μΑ
			25°C		3	14	μΑ
I _{SS}	V _{SS} supply current	$V_{DD} = 16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$ Logic inputs = 0 V, 5 V, or V_{DD}	-40°C to +85°C			15	μΑ
		g.spate 0 v, 0 v, or v _{DD}	-40°C to +125°C			22	μA

 ⁽¹⁾ When V_S is positive, V_D is negative, or when V_S is negative, V_D is positive.
 (2) When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.



7.7 ±15 V Dual Supply: Switching Characteristics

 $V_{DD} = +15 \text{ V} \pm 10\%, \ V_{SS} = -15 \text{ V} \pm 10\%, \ \text{GND} = 0 \text{ V} \ \text{(unless otherwise noted)}$ Typical at $V_{DD} = +15 \text{ V}, \ V_{SS} = -15 \text{ V}, \ T_A = 25^{\circ}\text{C} \ \text{(unless otherwise noted)}$

	PARAMETER	TEST CONDITIONS	T _A	MIN TYP	MAX	UNIT
		V _S = 10 V	25°C	140	195	ns
t _{TRAN}	Transition time from control input	$R_L = 300 \Omega, C_L = 35 pF$	-40°C to +85°C		220	ns
		Refer to Transition Time	-40°C to +125°C		240	ns
		V _S = 10 V	25°C	140	195	ns
t _{ON (EN)}	Turn-on time from enable	$R_L = 300 \Omega, C_L = 35 pF$	-40°C to +85°C		220	ns
,		Refer to Turn-on and Turn-off Time	-40°C to +125°C		240	ns
			25°C	200	268	ns
t _{OFF (EN)}	Turn-off time from enable	$V_S = 10 \text{ V}$ $R_L = 300 \Omega, C_L = 35 \text{ pF}$	-40°C to +85°C		285	ns
OFF (EN)		Refer to Turn-on and Turn-off Time	-40°C to +125°C		298	ns
			25°C	60	200	ns
	Break-before-make time delay	$V_S = 10 \text{ V},$ $R_L = 300 \Omega, C_L = 35 \text{ pF}$	-40°C to +85°C	1		
t _{BBM}	Break-belore-make time delay	Refer to Break-Before-Make				ns
			-40°C to +125°C	1		ns
	Device turn on time	V _{DD} rise time = 1 μs	25°C	0.16		ms
T _{ON (VDD)}	(V _{DD} to output)	$R_L = 300 \Omega$, $C_L = 35 pF$ Refer to Turn-on (VDD) Time	-40°C to +85°C	0.17		ms
		Trefer to Tuff-off (VDD) Tiffe	-40°C to +125°C	0.17		ms
t _{PD}	Propagation delay	$R_L = 50 \Omega$, $C_L = 5 pF$ Refer to Propagation Delay	25°C	1.8		ns
Q _{INJ}	Charge injection	V _S = 0 V, C _L = 100 pF Refer to Charge Injection	25°C	3		рС
O _{ISO}	Off-isolation	$R_L = 50 \ \Omega$, $C_L = 5 \ pF$ $V_S = 0 \ V$, $f = 100 \ kHz$ Refer to Off Isolation	25°C	-82		dB
O _{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 0 V$, $f = 1 MHz$ Refer to Off Isolation	25°C	-62		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 0 V$, $f = 100 kHz$ Refer to Crosstalk	25°C	-85		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 0 V$, $f = 1 MHz$ Refer to Crosstalk	25°C	-65		dB
BW	-3dB Bandwidth (TMUX7208)	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 0 V$ Refer to Bandwidth	25°C	30		MHz
BW	-3dB Bandwidth (TMUX7209)	$R_L = 50 \ \Omega$, $C_L = 5 \ pF$ $V_S = 0 \ V$ Refer to Bandwidth	25°C	52		MHz
IL	Insertion loss	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 0 V$, $f = 1 MHz$	25°C	-0.35		dB
ACPSRR	AC Power Supply Rejection Ratio	V_{PP} = 0.62 V on V_{DD} and V_{SS} R_L = 50 Ω , C_L = 5 pF, f = 1 MHz Refer to ACPSRR	25°C	-74		dB
THD+N	Total Harmonic Distortion + Noise	V_{PP} = 15 V, V_{BIAS} = 0 V R_L = 10 k Ω , C_L = 5 pF, f = 20 Hz to 20 kHz Refer to THD + Noise	25°C	0.0003		%
C _{S(OFF)}	Source off capacitance	V _S = 0 V, f = 1 MHz	25°C	15		pF
C _{D(OFF)}	Drain off capacitance (TMUX7208)	V _S = 0 V, f = 1 MHz	25°C	135		pF
C _{D(OFF)}	Drain off capacitance (TMUX7209)	V _S = 0 V, f = 1 MHz	25°C	68		pF
C _{S(ON),} C _{D(ON)}	On capacitance (TMUX7208)	V _S = 0 V, f = 1 MHz	25°C	185		pF
$C_{S(ON)}$ $C_{D(ON)}$	On capacitance (TMUX7209)	V _S = 0 V, f = 1 MHz	25°C	115		pF



7.8 ±20 V Dual Supply: Electrical Characteristics

 $V_{DD} = +20 \text{ V} \pm 10\%, \ V_{SS} = -20 \text{ V} \pm 10\%, \ \text{GND} = 0 \text{ V} \ \text{(unless otherwise noted)}$ Typical at $V_{DD} = +20 \text{ V}, \ V_{SS} = -20 \text{ V}, \ T_A = 25^{\circ}\text{C} \ \text{(unless otherwise noted)}$

rypiodi d	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V _S = -15 V to +15 V	25°C		3.5	5.4	Ω
R _{ON}	On-resistance	$I_D = -10 \text{ mA}$	-40°C to +85°C			6.7	Ω
		Refer to On-Resistance	-40°C to +125°C			7.9	Ω
		V _S = -15 V to +15 V	25°C		0.2	0.7	Ω
ΔR_{ON}	On-resistance mismatch between channels	$I_D = -10 \text{ mA}$	-40°C to +85°C			0.8	Ω
	Granners	Refer to On-Resistance	-40°C to +125°C			0.9	Ω
		V _S = -15 V to +15 V	25°C		0.4	1.2	Ω
R _{ON FLAT}	On-resistance flatness	$I_S = -10 \text{ mA}$	-40°C to +85°C			1.5	Ω
		Refer to On-Resistance	-40°C to +125°C			1.9	Ω
R _{ON DRIFT}	On-resistance drift	V _S = 0 V, I _S = -10 mA Refer to On-Resistance	-40°C to +125°C		0.016		Ω/°C
		V _{DD} = 22 V, V _{SS} = -22 V	25°C	-1	0.04	1	nA
I _{S(OFF)}	Source off leakage current ⁽¹⁾	Switch state is off $V_S = +15 \text{ V} / -15 \text{ V}$	-40°C to +85°C	-2		2	nA
·3(OFF)	S(OFF)	V _D = -15 V / + 15 V Refer to Off-Leakage Current	-40°C to +125°C	-10		10	nA
		V _{DD} = 22 V, V _{SS} = -22 V	25°C	-1	0.04	1	nA
I _{D(OFF)}	Drain off leakage current ⁽¹⁾	Switch state is off $V_S = +15 \text{ V} / -15 \text{ V}$	-40°C to +85°C	-11		11	nA
-D(OFF)	g	V _D = -15 V / + 15 V Refer to Off-Leakage Current	-40°C to +125°C	-70		70	nA
		V _{DD} = 22 V, V _{SS} = -22 V	25°C	-1	0.04	1	nA
$I_{S(ON)}$ $I_{D(ON)}$	Channel on leakage current ⁽²⁾ Switch state is on $V_{-} = V_{-} = +15 \text{ V}$	Switch state is on $V_S = V_D = \pm 15 \text{ V}$	-40°C to +85°C	-10		10	nA
-D(ON)		Refer to On-Leakage Current	-40°C to +125°C	-62		62	nA
LOGIC INF	PUTS (EN, A0, A1, A2)					·	-
V _{IH}	Logic voltage high		-40°C to +125°C	1.3		44	V
V _{IL}	Logic voltage low		-40°C to +125°C	0		0.8	V
I _{IH}	Input leakage current		-40°C to +125°C		0.4	1.2	μA
I _{IL}	Input leakage current		-40°C to +125°C	-0.1	-0.005		μA
C _{IN}	Logic input capacitance		-40°C to +125°C		3.5		pF
POWER S	UPPLY						
			25°C		40	60	μA
I_{DD}	V _{DD} supply current	$V_{DD} = 22 \text{ V}, V_{SS} = -22 \text{ V}$ Logic inputs = 0 V, 5 V, or V_{DD}	-40°C to +85°C			70	μA
		Jp	-40°C to +125°C			84	μΑ
			25°C		2	9	μΑ
I _{SS}	V _{SS} supply current	V_{DD} = 22 V, V_{SS} = -22 V Logic inputs = 0 V, 5 V, or V_{DD}	-40°C to +85°C			18	μΑ
			-40°C to +125°C			24	μA

 ⁽¹⁾ When V_S is positive, V_D is negative, and vice versa.
 (2) When V_S is at a voltage potential, V_D is floating, and vice versa.



7.9 ±20 V Dual Supply: Switching Characteristics

 $V_{DD} = +20 \text{ V} \pm 10\%, \ V_{SS} = -20 \text{ V} \pm 10\%, \ \text{GND} = 0 \text{ V} \ \text{(unless otherwise noted)}$ Typical at $V_{DD} = +20 \text{ V}, \ V_{SS} = -20 \text{ V}, \ T_A = 25^{\circ}\text{C} \ \text{(unless otherwise noted)}$

	PARAMETER		TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
		V _S = 10	V	25°C		115	208	ns
TRAN	Transition time from control input	$R_{L} = 300$) Ω, C _L = 35 pF	-40°C to +85°C			230	ns
		Refer to	Transition Time	-40°C to +125°C			248	ns
		V _S = 10	V	25°C		115	205	ns
t _{ON (EN)}	Turn-on time from enable		ν) Ω, C _L = 35 pF	-40°C to +85°C			228	ns
(=,		Refer to	Turn-on and Turn-off Time	-40°C to +125°C			248	ns
				25°C		148	270	ns
t _{OFF (EN)}	Turn-off time from enable	$V_S = 10$ $R_1 = 300$	V) Ω, C _L = 35 pF	-40°C to +85°C			285	ns
OII (LIV)			Turn-on and Turn-off Time	-40°C to +125°C			290	ns
				25°C		50		ns
t _{BBM}	Break-before-make time delay	$V_S = 10$	V,) Ω, C _L = 35 pF	-40°C to +85°C	1			ns
-BBM	Break selere make time delay		Break-Before-Make	-40°C to +125°C	1			ns
				25°C	'	0.15		ms
т	Device turn on time		time = 1 μ s) Ω , C_1 = 35 pF	-40°C to +85°C		0.13		
T _{ON (VDD)}	(V _{DD} to output)		Turn-on (VDD) Time	-40°C to +125°C				ms
		D - 50	0 0 - 5 - 5	-40 C t0 +125 C		0.16		ms
t _{PD}	Propagation delay	Refer to	Ω , C _L = 5 pF Propagation Delay	25°C		1.8		ns
Q_{INJ}	Charge injection		′, C _L = 100 pF Charge Injection	25°C		2		pC
O _{ISO}	Off-isolation	$V_S = 0 V$	Ω , C _L = 5 pF , f = 100 kHz Off Isolation	25°C		-82		dB
O _{ISO}	Off-isolation	$V_S = 0 V$	Ω , C _L = 5 pF ′, f = 1 MHz Off Isolation	25°C		-62		dB
X _{TALK}	Crosstalk	$V_S = 0 V$	Ω , C _L = 5 pF ′, f = 100 kHz Crosstalk	25°C		-85		dB
X _{TALK}	Crosstalk	$V_S = 0 V$	Ω , C _L = 5 pF ′, f = 1MHz Crosstalk	25°C		-65		dB
BW	-3dB Bandwidth (TMUX7208)	$V_S = 0 V$	Ω , C _L = 5 pF Bandwidth	25°C		30		MHz
BW	-3dB Bandwidth (TMUX7209)	$V_S = 0 V$	Ω , $C_L = 5 \text{ pF}$ Bandwidth	25°C		52		MHz
IL	Insertion loss		Ω , $C_L = 5 \text{ pF}$ $T_r = 1 \text{ MHz}$	25°C		-0.3		dB
ACPSRR	AC Power Supply Rejection Ratio	R _L = 50 f = 1 MH	62 V on V _{DD} and V _{SS} Ω , C _L = 5 pF, z ACPSRR	25°C		-72		dB
THD+N	Total Harmonic Distortion + Noise	R _L = 10 f = 20 Hz	V, V _{BIAS} = 0 V) kΩ , C _L = 5 pF, z to 20 kHz THD + Noise	25°C		0.0003		%
C _{S(OFF)}	Source off capacitance	V _S = 0 V	, f = 1 MHz	25°C		14		pF
C _{D(OFF)}	Drain off capacitance (TMUX7208)	V _S = 0 V	', f = 1 MHz	25°C		130		pF
C _{D(OFF)}	Drain off capacitance (TMUX7209)		, f = 1 MHz	25°C		65		pF
C _{S(ON),}	On capacitance (TMUX7208)		/, f = 1 MHz	25°C		180		pF
$\frac{C_{D(ON)}}{C_{S(ON),}}$ $C_{D(ON)}$	On capacitance (TMUX7209)	V _S = 0 V	/, f = 1 MHz	25°C		114		pF



7.10 44 V Single Supply: Electrical Characteristics

 V_{DD} = +44 V, V_{SS} = 0 V, GND = 0 V (unless otherwise noted) Typical at V_{DD} = +44 V, V_{SS} = 0 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V _S = 0 V to 40 V	25°C		3.5	5.5	Ω
R _{ON}	On-resistance	$I_D = -10 \text{ mA}$	-40°C to +85°C			7	Ω
		Refer to On-Resistance	-40°C to +125°C			8.4	Ω
		V _S = 0 V to 40 V	25°C		0.2	0.7	Ω
ΔR_{ON}	On-resistance mismatch between channels	$I_D = -10 \text{ mA}$	-40°C to +85°C			0.8	Ω
	Citatilleis	Refer to On-Resistance	-40°C to +125°C			0.9	Ω
		V _S = 0 V to 40 V	25°C		0.4	1.85	Ω
R _{ON FLAT}	On-resistance flatness	$I_{D} = -10 \text{ mA}$	-40°C to +85°C			2.3	Ω
		Refer to On-Resistance	-40°C to +125°C			2.8	Ω
R _{ON DRIFT}	On-resistance drift	V _S = 22 V, I _S = -10 mA Refer to On-Resistance	-40°C to +125°C		0.015		Ω/°C
		V _{DD} = 44 V, V _{SS} = 0 V	25°C	-1	0.04	1	nA
lovoes)	Source off leakage current ⁽¹⁾	Switch state is off $V_S = 40 \text{ V} / 1 \text{ V}$	-40°C to +85°C	-2.5		2.5	nA
'S(OFF)		V _D = 1 V / 40 V Refer to Off-Leakage Current	-40°C to +125°C	-14		14	nA
	$V_{DD} = 44 \text{ V}, V_{SS} = 0 \text{ V}$ Switch state is off $V_{S} = 40 \text{ V} / 1 \text{ V}$		25°C	-1	0.05	1	nA
I _{D(OFF)}		-40°C to +85°C	-16		16	nA	
·D(OFF)	Jan on loanage can on	V _D = 1 V / 40 V Refer to Off-Leakage Current	-40°C to +125°C	-110		110	nA
		V _{DD} = 44 V, V _{SS} = 0 V	25°C	-1	0.05	1	nA
I _{S(ON)} I _{D(ON)}	Channel on leakage current ⁽²⁾	Switch state is on $V_S = V_D = 40 \text{ V or } 1 \text{ V}$	-40°C to +85°C	-15		15	nA
-D(ON)		Refer to On-Leakage Current	-40°C to +125°C	-98		98	nA
LOGIC INF	PUTS (EN, A0, A1, A2)					•	
V _{IH}	Logic voltage high		-40°C to +125°C	1.3		44	V
V _{IL}	Logic voltage low		-40°C to +125°C	0		0.8	V
I _{IH}	Input leakage current		-40°C to +125°C		0.4	1.2	μA
I _{IL}	Input leakage current		-40°C to +125°C	-0.1	-0.005		μA
C _{IN}	Logic input capacitance		-40°C to +125°C		3.5		pF
POWER S	UPPLY					1	
			25°C		55	85	μA
I_{DD}	V _{DD} supply current	V_{DD} = 44 V, V_{SS} = 0 V Logic inputs = 0 V, 5 V, or V_{DD}	-40°C to +85°C			95	μA
		3	-40°C to +125°C			110	μA

⁽¹⁾ When V_S is positive, V_D is negative, or when V_S is negative, V_D is positive.

⁽²⁾ When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.



7.11 44 V Single Supply: Switching Characteristics

 V_{DD} = +44 V, V_{SS} = 0 V, GND = 0 V (unless otherwise noted) Typical at V_{DD} = +44 V, V_{SS} = 0 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP N	AX	UNIT
		V _S = 18 V	25°C		110	205	ns
TRAN	Transition time from control input	$R_L = 300 \Omega, C_L = 35 pF$	-40°C to +85°C			226	ns
		Refer to Transition Time	-40°C to +125°C			245	ns
		.,,	25°C		120	205	ns
ON (EN)	Turn-on time from enable	$V_S = 18 \text{ V}$ $R_L = 300 \Omega, C_L = 35 \text{ pF}$	-40°C to +85°C			225	ns
ON (EN)		Refer to Turn-on and Turn-off Time	-40°C to +125°C			245	ns
	+		25°C			300	ns
	Turn off time from anable	V _S = 18 V	_40°C to +85°C				
OFF (EN)	Turn-off time from enable	$R_L = 300 \Omega$, $C_L = 35 pF$ Refer to Turn-on and Turn-off Time				310	ns
	-		-40°C to +125°C			320	ns
		V _S = 18 V,	25°C		40		ns
ВВМ	Break-before-make time delay	$R_L = 300 \Omega$, $C_L = 35 pF$ Refer to Break-Before-Make	-40°C to +85°C	1			ns
		Neier to Break-Belore-Wake	-40°C to +125°C	1			ns
		V _{DD} rise time = 1 μs	25°C		0.12		ms
Γ _{ON (VDD)}	Device turn on time (V _{DD} to output)	$R_L = 300 \Omega, C_L = 35 pF$	-40°C to +85°C		0.13		ms
	(Top to earpaily	Refer to Turn-on (VDD) Time	-40°C to +125°C		0.13		ms
PD	Propagation delay	$R_L = 50 \Omega$, $C_L = 5 pF$ Refer to Propagation Delay	25°C		2.5		ns
Q _{INJ}	Charge injection	V _S = 22 V, C _L = 100 pF Refer to Charge Injection	25°C		- 5		рС
O _{iso}	Off-isolation	$R_L = 50 \ \Omega$, $C_L = 5 \ pF$ $V_S = 6 \ V$, $f = 100 \ kHz$ Refer to Off Isolation	25°C		-82		dB
O _{iso}	Off-isolation	$R_L = 50 \ \Omega$, $C_L = 5 \ pF$ $V_S = 6 \ V$, $f = 1 \ MHz$ Refer to Off Isolation	25°C		-62		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, $f = 100 kHz$ Refer to Crosstalk	25°C		-85		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, $f = 1MHz$ Refer to Crosstalk	25°C		-85		dB
3W	-3dB Bandwidth (TMUX7208)	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$ Refer to Bandwidth	25°C		30		MHz
3W	-3dB Bandwidth (TMUX7209)	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$ Refer to Bandwidth	25°C		51		MHz
L	Insertion loss	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, $f = 1 MHz$	25°C	-	-0.35		dB
ACPSRR	AC Power Supply Rejection Ratio	$\begin{aligned} &V_{PP} = 0.62 \text{ V on } V_{DD} \text{ and } V_{SS} \\ &R_L = 50 \Omega \text{ , } C_L = 5 \text{ pF,} \\ &f = 1 \text{ MHz} \\ &Refer \text{ to } ACPSRR \end{aligned}$	25°C		-70		dB
ΓHD+N	Total Harmonic Distortion + Noise	$V_{PP} = 22 \text{ V}, V_{BIAS} = 22 \text{ V}$ $R_L = 10 \text{ k}\Omega$, $C_L = 5 \text{ pF}$, $f = 20 \text{ Hz}$ to 20 kHz Refer to THD + Noise	25°C	0.	0002		%
S(OFF)	Source off capacitance	V _S = 22 V, f = 1 MHz	25°C		15	\dashv	pF
D(OFF)	Drain off capacitance (TMUX7208)	V _S = 22 V, f = 1 MHz	25°C		135	\dashv	pF
D(OFF)	Drain off capacitance (TMUX7209)	V _S = 22 V, f = 1 MHz	25°C	+	67	\dashv	pF
C _{S(ON),}	On capacitance (TMUX7208)	V _S = 22 V, f = 1 MHz	25°C		185		рF
C _{D(ON)} C _{S(ON),} C _{D(ON)}	On capacitance (TMUX7209)	V _S = 22 V, f = 1 MHz	25°C		115		pF



7.12 12 V Single Supply: Electrical Characteristics

 $V_{DD} = +12 \text{ V} \pm 10\%, \ V_{SS} = 0 \text{ V}, \ \text{GND} = 0 \text{ V} \ \text{(unless otherwise noted)}$ $\text{Typical at V}_{DD} = +12 \text{ V}, \ V_{SS} = 0 \text{ V}, \ T_{A} = 25^{\circ}\text{C} \ \text{(unless otherwise noted)}$

<u>, , , , , , , , , , , , , , , , , , , </u>	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V _S = 0 V to 10 V	25°C		7	11.8	Ω
R _{ON}	On-resistance	$I_D = -10 \text{ mA}$	-40°C to +85°C			14.2	Ω
		Refer to On-Resistance	-40°C to +125°C			16.5	Ω
		V _S = 0 V to 10 V	25°C		0.2	0.7	Ω
ΔR_{ON}	On-resistance mismatch between channels	$I_D = -10 \text{ mA}$	-40°C to +85°C			0.8	Ω
	Citatilleis	Refer to On-Resistance	-40°C to +125°C			0.9	Ω
		V _S = 0 V to 10 V	25°C		1.7	3.4	Ω
R _{ON FLAT}	On-resistance flatness	$I_{S} = -10 \text{ mA}$	-40°C to +85°C			3.8	Ω
		Refer to On-Resistance	-40°C to +125°C			4.6	Ω
R _{ON DRIFT}	On-resistance drift	V _S = 6 V, I _S = -10 mA Refer to On-Resistance	-40°C to +125°C		0.03		Ω/°C
		V _{DD} = 13.2 V, V _{SS} = 0 V	25°C	-0.4	0.04	0.4	nA
lovoes)	Source off leakage current ⁽¹⁾	Switch state is off V _S = 10 V / 1 V	-40°C to +85°C	-1		1	nA
'S(OFF)		V _D = 1 V / 10 V Refer to Off-Leakage Current	-40°C to +125°C	-5		5	nA
	Switch state is off	V _{DD} = 13.2 V, V _{SS} = 0 V	25°C	-0.4	0.05	0.4	nA
I _{D(OFF)}			-40°C to +85°C	-5		5	nA
·D(OFF)	Jan on loanage can on	V _D = 1 V / 10 V Refer to Off-Leakage Current	-40°C to +125°C	-30		30	nA
		V _{DD} = 13.2 V, V _{SS} = 0 V	25°C	-0.4	0.05	0.4	nA
I _{S(ON)} I _{D(ON)}	Channel on leakage current ⁽²⁾	Switch state is on $V_S = V_D = 10 \text{ V}$ or 1 V	-40°C to +85°C	-4		4	nA
-D(ON)		Refer to On-Leakage Current	-40°C to +125°C	-28		28	nA
LOGIC INF	PUTS (EN, A0, A1, A2)						
V _{IH}	Logic voltage high		-40°C to +125°C	1.3		44	V
V _{IL}	Logic voltage low		-40°C to +125°C	0		0.8	V
I _{IH}	Input leakage current		-40°C to +125°C		0.4	1.2	μA
I _{IL}	Input leakage current		-40°C to +125°C	-0.1	-0.005		μA
C _{IN}	Logic input capacitance		-40°C to +125°C		3.5		pF
POWER S	UPPLY						
			25°C		30	48	μA
I_{DD}	V _{DD} supply current	V_{DD} = 13.2 V, V_{SS} = 0 V Logic inputs = 0 V, 5 V, or V_{DD}	-40°C to +85°C			54	μΑ
			-40°C to +125°C			65	μA

⁽¹⁾ When V_S is positive, V_D is negative, or when V_S is negative, V_D is positive.

⁽²⁾ When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.




7.13 12 V Single Supply: Switching Characteristics

 $\label{eq:VDD} \begin{array}{l} V_{DD} = +12~V~\pm~10\%,~V_{SS} = 0~V,~GND = 0~V~(unless~otherwise~noted) \\ \hline Typical~at~V_{DD} = +12~V,~V_{SS} = 0~V,~T_A = 25^{\circ}C~~(unless~otherwise~noted) \end{array}$


	PARAMETER	TEST CONDITIONS	T _A	MIN TYP	MAX	UNIT
		V _S = 8 V	25°C	180	210	ns
t _{TRAN}	Transition time from control input	$R_L = 300 \Omega, C_L = 35 pF$	-40°C to +85°C		245	ns
		Refer to Transition Time	-40°C to +125°C		276	ns
		V _S = 8 V	25°C	115	202	ns
t _{ON (EN)}	Turn-on time from enable	$R_L = 300 \Omega, C_L = 35 pF$	-40°C to +85°C		235	ns
		Refer to Turn-on and Turn-off Time	-40°C to +125°C		265	ns
		V _S = 8 V	25°C	290	318	ns
t _{OFF (EN)}	Turn-off time from enable	$R_L = 300 \Omega, C_L = 35 pF$	-40°C to +85°C		350	ns
		Refer to Turn-on and Turn-off Time	-40°C to +125°C		370	ns
		V _S = 8 V,	25°C	50		ns
t _{BBM}	Break-before-make time delay	$R_L = 300 \Omega, C_L = 35 pF$	-40°C to +85°C	1		ns
		Refer to Break-Before-Make	-40°C to +125°C	1		ns
		V _{DD} rise time = 1 μs	25°C	0.16		ms
T _{ON (VDD)}	Device turn on time (V _{DD} to output)	$R_L = 300 \Omega, C_L = 35 pF$	-40°C to +85°C	0.17	1	ms
, ,	(V _{DD} to output)	Refer to Turn-on (VDD) Time	-40°C to +125°C	0.17	1	ms
t _{PD}	Propagation delay	$R_L = 50 \Omega$, $C_L = 5 pF$ Refer to Propagation Delay	25°C	2.5		ns
Q _{INJ}	Charge injection	V _S = 6 V, C _L = 100 pF Refer to Charge Injection	25°C	2		pC
O _{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, $f = 100 kHz$	25°C	-82		dB
O _{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, $f = 1 MHz$ Refer to Off Isolation	25°C	-62		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, $f = 100 kHz$ Refer to Crosstalk	25°C	-85		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, $f = 1MHz$ Refer to Crosstalk	25°C	-65		dB
BW	-3dB Bandwidth (TMUX7208)	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$ Refer to Bandwidth	25°C	28		MHz
BW	-3dB Bandwidth (TMUX7209)	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$	25°C	55		MHz
IL	Insertion loss	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, $f = 1 MHz$	25°C	-0.6		dB
ACPSRR	AC Power Supply Rejection Ratio	V_{PP} = 0.62 V on V_{DD} and V_{SS} R_L = 50 Ω , C_L = 5 pF, f = 1 MHz	25°C	-74		dB
THD+N	Total Harmonic Distortion + Noise	V_{PP} = 6 V, V_{BIAS} = 6 V R_L = 10 k Ω , C_L = 5 pF, f = 20 Hz to 20 kHz Refer to THD + Noise	25°C	0.0007		%
C _{S(OFF)}	Source off capacitance	V _S = 6 V, f = 1 MHz	25°C	17		pF
C _{D(OFF)}	Drain off capacitance (TMUX7208)	V _S = 6 V, f = 1 MHz	25°C	155		pF
C _{D(OFF)}	Drain off capacitance (TMUX7209)	V _S = 6 V, f = 1 MHz	25°C	78		pF
C _{S(ON),} C _{D(ON)}	On capacitance (TMUX7208)	V _S = 6 V, f = 1 MHz	25°C	200		pF
C _{S(ON),} C _{D(ON)}	On capacitance (TMUX7209)	V _S = 6 V, f = 1 MHz	25°C	122		pF




7.14 Typical Characteristics























8 Parameter Measurement Information

8.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (D) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol R_{ON} is used to denote on-resistance. \boxtimes 8-1 shows the measurement setup used to measure R_{ON} . Voltage (V) and current (I_{SD}) are measured using this setup, and R_{ON} is computed with $R_{ON} = V / I_{SD}$:




図 8-1. On-Resistance Measurement Setup

8.2 Off-Leakage Current

There are two types of leakage currents associated with a switch during the off state:

- · Source off-leakage current
- · Drain off-leakage current

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol $I_{S(OFF)}$.

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol $I_{D(OFF)}$.

図 8-2 shows the setup used to measure both off-leakage currents.




図 8-2. Off-Leakage Measurement Setup

8.3 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol $I_{S(ON)}$.

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol $I_{D(ON)}$.

Either the source pin or drain pin is left floating during the measurement. \boxtimes 8-3 shows the circuit used for measuring the on-leakage current, denoted by $I_{S(ON)}$ or $I_{D(ON)}$.




図 8-3. On-Leakage Measurement Setup

8.4 Transition Time

Transition time is defined as the time taken by the output of the device to rise or fall 90% after the address signal has risen or fallen past the logic threshold. The 90% transition measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance.

8 -4 shows the setup used to measure transition time, denoted by the symbol treatment.




図 8-4. Transition-Time Measurement Setup

8.5 t_{ON(EN)} and t_{OFF(EN)}

Turn-on time is defined as the time taken by the output of the device to rise to 90% after the enable has risen past the logic threshold. The 90% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. \boxtimes 8-7 shows the setup used to measure turn-on time, denoted by the symbol $t_{ON(EN)}$.

Turn-off time is defined as the time taken by the output of the device to fall to 10% after the enable has fallen past the logic threshold. The 10% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. \boxtimes 8-7 shows the setup used to measure turn-off time, denoted by the symbol $t_{OFF(EN)}$.




図 8-5. Turn-On and Turn-Off Time Measurement Setup

8.6 Break-Before-Make

Break-before-make delay is a safety feature that prevents two inputs from connecting when the device is switching. The output first breaks from the on-state switch before making the connection with the next on-state switch. The time delay between the *break* and the *make* is known as break-before-make delay. \boxtimes 8-6 shows the setup used to measure break-before-make delay, denoted by the symbol $t_{OPEN(BBM)}$.




図 8-6. Break-Before-Make Delay Measurement Setup



8.7 t_{ON (VDD)} Time

The $t_{ON\ (VDD)}$ time is defined as the time taken by the output of the device to rise to 90% after the supply has risen past the supply threshold. The 90% measurement is used to provide the timing of the device turning on in the system. \boxtimes 8-7 shows the setup used to measure turn on time, denoted by the symbol $t_{ON\ (VDD)}$.




図 8-7. t_{ON (VDD)} Time Measurement Setup

8.8 Propagation Delay

Propagation delay is defined as the time taken by the output of the device to rise or fall 50% after the input signal has risen or fallen past the 50% threshold. \boxtimes 8-8 shows the setup used to measure propagation delay, denoted by the symbol t_{PD} .




図 8-8. Propagation Delay Measurement Setup



8.9 Charge Injection

The TMUX7208 and TMUX7209 have a transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol Q_{INJ} . \boxtimes 8-9 shows the setup used to measure charge injection from source (Sx) to drain (D).




図 8-9. Charge-Injection Measurement Setup

8.10 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (D) of the device when a signal is applied to the source pin (Sx) of an off-channel. \boxtimes 8-10 shows the setup used to measure, and the equation used to calculate off isolation.




図 8-10. Off Isolation Measurement Setup

8.11 Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (D) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel. \boxtimes 8-11 shows the setup used to measure, and the equation used to calculate crosstalk.




図 8-11. Crosstalk Measurement Setup

8.12 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (D) of the device. \boxtimes 8-12 shows the setup used to measure bandwidth.




図 8-12. Bandwidth Measurement Setup

8.13 THD + Noise

The total harmonic distortion (THD) of a signal is a measurement of the harmonic distortion, and is defined as the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency at the mux output. The on-resistance of the device varies with the amplitude of the input signal and results in distortion when the drain pin is connected to a low-impedance load. Total harmonic distortion plus noise is denoted as THD+N.




図 8-13. THD+N Measurement Setup

8.14 Power Supply Rejection Ratio (PSRR)

PSRR measures the ability of a device to prevent noise and spurious signals that appear on the supply voltage pin from coupling to the output of the switch. The DC voltage on the device supply is modulated by a sine wave of 620 mVPP. The ratio of the amplitude of signal on the output to the amplitude of the modulated signal is the ACPSRR. A high ratio represents a high degree of tolerance to supply rail variation.

■ 8-14 shows how the decoupling capacitors reduce high frequency noise on the supply pins. This helps stabilize the supply and immediately filter as much of the supply noise as possible.





図 8-14. ACPSRR Measurement Setup

9 Detailed Description

9.1 Overview

The TMUX7208 is an 8:1, 1-channel multiplexer and the TMUX7209 is a 4:1, 2 channel multiplexer. Each channel is turned on or turned off based on the state of the address lines and enable pin.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Bidirectional Operation

The TMUX7208 and TMUX7209 conduct equally well from source (Sx) to drain (D) or from drain (D) to source (Sx). Each channel has similar characteristics in both directions and supports both analog and digital signals.

9.3.2 Rail-to-Rail Operation

The valid signal path input or output voltage for TMUX7208 and TMUX7209 ranges from V_{SS} to V_{DD} .

9.3.3 1.8 V Logic Compatible Inputs

TMUX7208 and TMUX7209 have 1.8-V logic compatible control for all logic control inputs. 1.8-V logic level inputs allows the to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and BOM cost. For more information on 1.8 V logic implementations refer to Simplifying Design with 1.8 V logic Muxes and Switches.

9.3.4 Integrated Pull-Down Resistor on Logic Pins

The TMUX720x has internal weak pull-down resistors to GND to ensure the logic pins are not left floating. The value of this pull-down resistor is approximatly 4 $M\Omega$, but is clamped to about 1uA at higher voltages. This feature integrates up to four external components and reduces system size and cost.

9.3.5 Fail-Safe Logic

TMUX7208 and TMUX7209 support Fail-Safe Logic on the control input pins (EN and Ax) allowing it to operate up to 44 V, regardless of the state of the supply pins. This feature allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pins. For example, the Fail-Safe Logic feature allows the TMUX7208 and TMUX7209 logic input pins to ramp up to +44 V while V_{DD} and V_{SS} = 0 V. The logic control inputs are protected against positive faults of up to +44 V in powered-off condition, but do not offer protection against negative overvoltage conditions.

9.3.6 Latch-Up Immune

Latch-Up is a condition where a low impedance path is created between a supply pin and ground. This condition is caused by a trigger (current injection or overvoltage), but once activated, the low impedance path remains even after the trigger is no longer present. This low impedance path may cause system upset or catastrophic damage due to excessive current levels. The Latch-Up condition typically requires a power cycle to eliminate the low impedance path.

The TMUX72xx family of devices are constructed on Silicon on Insulator (SOI) based process where an oxide layer is added between the PMOS and NMOS transistor of each CMOS switch to prevent parasitic structures from forming. The oxide layer is also known as an insulating trench and prevents triggering of latch up events due to overvoltage or current injections. The latch-up immunity feature allows the TMUX72xx family of switches and multiplexers to be used in harsh environments. For more information on latch-up immunity refer to *Using Latch Up Immune Multiplexers to Help Improve System Reliability*.

9.3.7 Ultra-Low Charge Injection

The TMUX7208 and TMUX7209 have a transmission gate topology, as shown in ☑ 9-1. Any mismatch in the stray capacitance associated with the NMOS and PMOS causes an output level change whenever the switch is opened or closed.




図 9-1. Transmission Gate Topology

The TMUX720x contains specialized architecture to reduce charge injection on the Drain (D). To further reduce charge injection in a sensitive application, a compensation capacitor (Cp) can be added on the Source (Sx). This will ensure that excess charge from the switch transition will be pushed into the compensation capacitor on the Source (Sx) instead of the Drain (D). As a general rule of thumb, Cp should be 20x larger than the equivalent load capacitance on the Drain (D). 9-2 shows charge injection variation with different compensation capacitors on the Source side. This plot was captured on the TMUX7219 as part of the TMUX72xx family with a 100 pF load capacitance.




図 9-2. Charge Injection Compesation



9.4 Device Functional Modes

When the EN pin of the TMUX7208 is pulled high, one of the switches is closed based on the state of the Ax pin. Similarly, when the EN pin of the TMUX7209 is pulled high, two of the switches are closed based on the state of the address lines. When the EN pin is pulled low, all of the switches are in an open state regardless of the state of the Ax pin. The control pins can be as high as 44 V.

The TMUX7208 and TMUX7209 can be operated without any external components except for the supply decoupling capacitors. The EN and Ax pins have internal pull-down resistors of 4 MΩ. If unused, Ax and EN pins must be tied to GND in order to ensure the device does not consume additional current as highlighted in Implications of Slow or Floating CMOS Inputs. Unused signal path inputs (Sx or D) should be connected to GND.

9.5 Truth Tables

表 9-1 shows the truth tables for the TMUX7208.

表 9-1. TMUX7208 Truth Table

EN	A2	A1	Α0	Selected Source Connected To Drain (D) Pin
0	X ⁽¹⁾	X	X	All sources are off (HI-Z)
1	0	0	0	S1
1	0	0	1	S2
1	0	1	0	S3
1	0	1	1	S4
1	1	0	0	S5
1	1	0	1	S6
1	1	1	0	S7
1	1	1	1	S8

⁽¹⁾ X denotes do not care.

表 9-2 show the truth tables for the TMUX7209.

表 9-2. TMUX7209 Truth Table

EN	A1	Α0	Selected Source Connected To Drain (D) Pin
0	X ⁽¹⁾	X	All sources are off (HI-Z)
1	0	0	S1x
1	0	1	S2x
1	1	0	S3x
1	1	1	S4x

(1) X denotes do not care.



10 Application and Implementation

Note

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

10.1 Application Information

The TMUX7208 and TMUX7209 are part of the precision switches and multiplexers family of devices. These devices operate with dual supplies (± 4.5 V to ± 22 V), a single supply (4.5 V to 44 V), or asymmetric supplies (such as V_{DD} = 12 V, V_{SS} = -5 V), and offer true rail-to-rail input and output. The TMUX7208 and TMUX7209 offer low R_{ON} , low on and off leakage currents and ultra-low charge injection performance. These features makes the TMUX72xx a family of precision, robust, high-performance analog multiplexers for high-voltage, industrial applications.

10.2 Typical Application

One example to take advantage of performance is the implementation of multiplexed data acquisition front end for multiple input sensors. Applications such as analog input modules for programmable logic controllers (PLCs), data acquisition (DAQ), and semiconductor test systems commonly need to monitor multiple signals into a single ADC channel. The multiple inputs can come from different system voltages being monitored, or environmental sensors such as temperature or humidity. 2 10-1 shows a simplified example of monitoring multiple inputs into a single ADC using a multiplexer.




図 10-1. Multiplexed Data Acquisition Front End



10.2.1 Design Requirements

表 10-1. Design Parameters


PARAMETER	VALUE
Positive supply (VDD)	+15 V
Negative supply (V _{SS})	-15 V
Input / output signal range	-12 V to 12 V (limit of ADC)
Control logic thresholds	1.8 V compatible
Temperature range	-40°C to +125°C

10.2.2 Detailed Design Procedure

The application shown in 🗵 10-1 demonstrates demonstrates how a multiplexer can be used to simplify the signal chain and monitor multiple input signals to a single ADC channel. In this example the ADC (ADS8661) has software programmable input ranges up to ±12.288 V. The ADC also has overvoltage protection up to ±20 V which allows for the multiplexer to be powered with wider supply voltages than the input signal range to maximize on resistance performance of the multiplexer, while still maintaining system level overvoltage protection beyond the useable signal range. Both the multiplexer and the ADC are capable of operation in extended industrial temperature range of -40°C to +125°C allowing for use in a wider array of industrial systems.

Many SAR ADCs have an analog input structure that consists of a sampling switch and a sampling capacitor. Many signal chains will have a driver amplifier to help charge the input of the ADC to meet a fast system acquisition time. However a driver amplifier is not always needed to drive SAR ADCs. \boxtimes 10-2 shows a typical diagram of a sensor driving the SAR ADC input directly after being passed through the multiplexer. A filter capacitor (C_{FLT}) is connected to the input of the ADC to reduce the sampling charge injection and provides a charge bucket to quickly charge the internal sample-and-hold capacitor of the ADC.

The sensor block simplifies the device into a Thevenin equivalent voltage source (V_{TH}) and resistance (R_{TH}) which can be extracted from the device datasheets. Similarly the multiplexer can be thought of as a series resistance ($R_{ON(MUX)}$) and capacitance ($C_{ON(MUX)}$). To ensure maximum precision of the signal chain the system should be able to settle within 1/2 of an LSB within the acquisition time of the ADC. The time constant can be calculated as shown in 20 10-2. This equation highlights the importance of selecting a multiplexer with low on-resistance to further reduce the system time constant. Additionally low charge injection performance of the multiplexer is helpful to reduce conversion errors and improve accuracy of the measurements.



 $t_{ACQ} > k \times \tau_{FLT}$

- $T_{FLT} = (R_{TH} + R_{ON (MUX)}) X (C_{FLT} + C_{ON (MUX)})$
- k is single pole time constant for N bit ADC

図 10-2. Driving SAR ADC

10.2.3 Application Curve

The low on and off leakage currents of TMUX7208 and ultra-low charge injection performance make this device ideal for implementing high precision industrial systems. The TMUX7208 contains specialized architecture to reduce charge injection on the drain side (D) (see $\pm 29 = 290$) 9.3.7 for more details). \boxtimes 10-3 shows the plot for the charge injection versus source voltage for the TMUX7208.




図 10-3. Charge Injection vs Drain Voltage

11 Power Supply Recommendations

The TMUX7208 and the TMUX7209 operate across a wide supply range of of ± 4.5 V to ± 22 V (4.5 V to 44 V in single-supply mode). The device also perform well with asymmetrical supplies such as V_{DD} = 12 V and V_{SS} = -5 V.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the supply rails to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from 0.1 μ F to 10 μ F at the V_{DD} and V_{SS} pins to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground and power planes. Always ensure the ground (GND) connection is established before supplies are ramped.



12 Layout

12.1 Layout Guidelines

A reflection can occur when a PCB trace turns a corner at a 90° angle. A reflection occurs primarily because of the change of width of the trace. The trace width increases to 1.414 times the width at the apex of the turn. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. Z 12-1 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.




図 12-1. Trace Example

Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.

☑ 12-2 and ☑ 12-3 illustrates an example of a PCB layout with the TMUX7208. Some key considerations are:

- Decouple the supply pins with a 0.1 μF and 1 μF capacitor, placed lowest value capacitor as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the supply voltage.
- · Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.
- Using multiple vias in parallel will lower the overall inductance and is beneficial for connection to ground planes.



12.2 Layout Example




図 12-2. TMUX7208 Layout Example




図 12-3. TMUX7209 Layout Example



13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

- Texas Instruments, Using Latch Up Immune Multiplexers to Help Improve System Reliability application note
- · Texas Instruments, Improve Stability Issues with Low CON Multiplexers application brief
- · Texas Instruments, Improving Signal Measurement Accuracy in Automated Test Equipment application brief
- Texas Instruments, Sample & Hold Glitch Reduction for Precision Outputs Reference Design reference guide
- Texas Instruments, Simplifying Design with 1.8 V logic Muxes and Switches application brief
- Texas Instruments, System-Level Protection for High-Voltage Analog Multiplexers application note
- Texas Instruments, *True Differential, 4 x 2 MUX, Analog Front End, Simultaneous-Sampling ADC Circuit* application note
- Texas Instruments, QFN/SON PCB Attachment application note
- Texas Instruments, Quad Flatpack No-Lead Logic Packages application note

13.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.3 サポート・リソース

TI E2E™ サポート・ フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

13.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

13.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 22-Jan-2022

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TMUX7208PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	X208	Samples
TMUX7208RUMR	ACTIVE	WQFN	RUM	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TMUX X208	Samples
TMUX7209PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	X209	Samples
TMUX7209RUMR	ACTIVE	WQFN	RUM	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TMUX X209	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

www.ti.com 22-Jan-2022

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX7208PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TMUX7208RUMR	WQFN	RUM	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TMUX7209PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TMUX7209RUMR	WQFN	RUM	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

www.ti.com 3-Jun-2022



*All dimensions are nominal

Device	Device Package Type		Pins SPQ		Length (mm)	Width (mm)	Height (mm)
TMUX7208PWR	TSSOP	PW	16	2000	367.0	367.0	35.0
TMUX7208RUMR	WQFN	RUM	16	3000	367.0	367.0	35.0
TMUX7209PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
TMUX7209RUMR	WQFN	RUM	16	3000	367.0	367.0	35.0



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)


- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



4 x 4, 0.65 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022. Texas Instruments Incorporated