















TPS254900-Q1

JAJSCJ4A - SEPTEMBER 2016-REVISED OCTOBER 2016

# TPS254900-Q1 車載用USBホスト充電器、V<sub>BATT</sub>への短絡保護機能搭載

## 1 特長

- 下記内容でAEC-Q100認定済み
  - デバイスHBM ESD分類レベルH2
  - デバイスCDM ESD分類レベルC5
- 入力電圧範囲: 4.5V~6.5V
- 45mΩ(標準値)の ハイサイドMOSFETを内蔵
- 最大連続出力電流: 3A
- コネクタでV<sub>BUS</sub> ±5%のケーブル補償精度
- USB BC 1.2 CDPおよびSDPモードをサポート
- OUT、DP IN、DM INピンのバッテリ短絡保護
- DP\_INとDM\_INはIEC 61000-4-2規格に準拠
  - ±8kV接触および±15kV空中放電
- 3mm×4mmの20ピンQFNパッケージ

### 2 アプリケーション

- 車載用USB充電ポート(ホストおよびハブ)
- 車載用USB保護

## 3 概要

TPS254900-Q1デバイスはUSB充電ポート・コントローラ およびパワー・スイッチで、バッテリ短絡保護機能を備えています。この機能により、OUT、DM\_IN、DP\_INが保護されます。これら3本のピンは、18Vまでの電圧に耐えられます。バッテリへの短絡状況が発生すると、内部の

MOSFETが迅速にオフになります。この迅速なオフは、上流のDC/DCコンバータ、プロセッサ、ハブ・データ・ラインを保護するため非常に重要です。

TPS254900-Q1 45mΩパワー・スイッチには2つの選択可能な可変の電流制限があり、隣接するポートに重い負荷が発生している場合に電流制限値を低く調整し、ポートの電力を管理できます。これは、複数のポートを持つシステムや、上流の電源の容量が限られている場合に重要です。

TPS254900-Q1には電流センス出力があり、上流の電源を制御して、大きな充電電流が供給されている場合でも、USBポートで5Vを維持できます。この機能は、USBケーブルが長く、高速充電を行う携帯機器によって大きな電圧低下が発生するようなシステムで重要です。

電流モニタにより、システムはIMON電圧を監視して、負荷電流をリアルタイムで監視できます。この電流モニタは非常に便利で、動的なポート電力管理にも使用できます。


また、TPS254900-Q1デバイスはDP\_INおよびDM\_IN について、IEC 61000-4-2、レベル4準拠のESD保護機 能を備えています。

## 製品情報<sup>(1)</sup>

型番	パッケージ	本体サイズ(公称)
TPS254900-Q1	WQFN (20)	3.00mm×4.00mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末 尾にある注文情報を参照してください。

#### 回路図





# 目次


1 2 3 4 5 6	特長	11	8.4 Device Functional Modes	
7 8	Parameter Measurement Information       15         Detailed Description       16         8.1 Overview       16         8.2 Functional Block Diagram       17         8.3 Feature Description       17	13	<ul><li>12.5 商標</li></ul>	33 33 33

# 4 改訂履歴

2016年9月発行のものから更新	Page
<ul><li>データシートを制品プレビューから書産データへ恋雨</li></ul>	1



## 5 Pin Configuration and Functions



## **Pin Functions**

PIN TYPE(1)			DECORPORTION	
NAME	NO.	TYPE <sup>(1)</sup>	DESCRIPTION	
BIAS	12	PWR	Used for IEC protection. Typically, connect a 2.2- $\mu$ F capacitor and a transient-voltage suppressor (TVS) to ground and 5.1 k $\Omega$ to OUT.	
CS	6	0	Linear cable compensation current. Connect to divider resistor of front-end dc-dc converter.	
CTL1	8	1	Logic-level control input for controlling the charging mode and the signal switches; see the Device Truth Table (TT).	
CTL2	9	I	ogic-level control input for controlling the charging mode and the signal switches; see the evice Truth Table (TT).	
DM_IN	14	I/O	D– data line to downstream connector	
DM_OUT	4	I/O	D– data line to upstream USB host controller	
DP_IN	13	I/O	D+ data line to downstream connector	
DP_OUT	5	I/O	D+ data line to upstream USB host controller	
EN	7	1	Logic-level control input for turning the power and signal switches on or off. When EN is low, the device is disabled, and the signal and power switches are OFF.	
FAULT	18	0	Active-low, open-drain output, asserted during overtemperature, overcurrent, and overvoltage conditions.	
GND	11	_	Ground connection; should be connected externally to the thermal pad.	
ILIM_HI	20	I	External resistor used to set the high current-limit threshold.	
ILIM_LO	19	1	External resistor used to set the low current-limit threshold and the load-detection current threshold.	
IMON	1	0	This pin sources a scaled-down ratio of current through the internal FET. A resistor from this pin to GND converts current to proportional voltage; used as an analog current monitor.	
IN	2,3	PWR	Input supply voltage; connect a 0.1-µF or greater ceramic capacitor from IN to GND as close to the IC as possible.	
OUT	15,16	PWR	Power-switch output	
OVP_SEL	10	I	Logic-level control input for choosing the OUT overvoltage threshold. When OVP_SEL is low, $V_{(OV\_OUT\_LOW)}$ is active. When OVP_SEL is high, $V_{(OV\_OUT\_HIGH)}$ is active.	
STATUS	17	0	Active-low open-drain output, asserted in load-detect conditions	
Thermal pad		_	Thermal pad on the bottom of the package	

<sup>(1)</sup> I = Input, O = Output, I/O = Input and output, PWR = Power



## 6 Specifications

## 6.1 Absolute Maximum Ratings

Voltages are with respect to GND unless otherwise noted (1)

			MIN	MAX	UNIT
		CS, CTL1, CTL2, EN, FAULT, ILIM_HI, ILIM_LO, IN, IMON, OVP_SEL, STATUS	-0.3	7	
	Voltage range	DM_OUT, DP_OUT	-0.3	5.7	V
		BIAS, DM_IN, DP_IN, OUT	-0.3	18	
	Continuous current	DM_IN to DM_OUT or DP_IN to DP_OUT	-100	100	A
	Continuous current	OUT	Internally limited		mA
I <sub>SRC</sub>	Continuous output source current	ILIM_HI, ILIM_LO, IMON	Inter	nally limited	Α
	Continuous output sink surrent	FAULT, STATUS		25	mA
I <sub>SNK</sub>	Continuous output sink current	CS	Inter	nally limited	Α
$T_{J}$	Operating junction temperature		-40	Internally limited	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
V Electrostatic	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2 000 <sup>(2)</sup>		
	Charged-device model (CDM), per AEC Q100-011	±750 <sup>(3)</sup>	\/	
V <sub>(ESD)</sub>	discharge	IEC 61000-4-2 contact discharge, DP_IN and DM_IN <sup>(4)</sup>	±8 000	V
		IEC 61000-4-2 air discharge, DP_IN and DM_IN <sup>(4)</sup>	±15 000	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.
- (2) The passing level per AEC-Q100 Classification H2.
- (3) The passing level per AEC-Q100 Classification C5
- (4) Surges per IEC 61000-4-2, level 4, 1999 applied from DP\_IN and DM\_IN to output ground of the TPS254900Q1EVM-817 (SLUUBIO) evaluation module.

#### 6.3 Recommended Operating Conditions

Voltages are with respect to GND unless otherwise noted.

			MIN	NOM MAX	UNIT
$V_{(IN)}$	Supply voltage	IN	4.5	6.5	V
	Input voltage	CTL1, CTL2, EN, OVP_SEL	0	6.5	V
	Input voltage	DM_IN, DM_OUT, DP_IN, DP_OUT	0	3.6	V
	Output continuous current	OUT ( $-40$ °C $\leq T_A \leq 85$ °C)		3	Α
I(OUT)	Output continuous current	DM_IN to DM_OUT or DP_IN to DP_OUT	-30	30	mA
	Continuous output sink current	FAULT, STATUS		10	mA
$R_{(ILIM\_xx)}$	Current-limit-set resistors		14.3	1000	kΩ
TJ	Operating junction temperature		-40	125	°C



#### 6.4 Thermal Information

		TPS254900-Q1	
	THERMAL METRIC <sup>(1)</sup>	RVC (WQFN)	UNIT
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	37.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	39.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	11.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	11.8	°C/W
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	3.2	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

## 6.5 Electrical Characteristics

Unless otherwise noted,  $-40^{\circ}\text{C} \leq \text{T}_{\text{J}} \leq 125^{\circ}\text{C}$  and  $4.5 \text{ V} \leq \text{V}_{(\text{IN})} \leq 6.5 \text{ V}, \text{V}_{(\text{EN})} = \text{V}_{(\text{CTL1})} = \text{V}_{(\text{CTL2})} = \text{V}_{(\text{IN})}, \text{R}_{(\text{FAULT})} = \text{R}_{(\text{STATUS})} = 10 \text{ k}\Omega, \text{R}_{(\text{ILIM}\_\text{HI})} = 19.1 \text{ k}\Omega, \text{R}_{(\text{ILIM}\_\text{LO})} = 80.6 \text{ k}\Omega.$  Positive currents are into pins. Typical values are at 25°C. All voltages are with respect to GND.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUT – POW	ER SWITCH				'	
		T <sub>J</sub> = 25°C		45	55	
r <sub>DS(on)</sub>	On-resistance <sup>(1)</sup>	-40°C ≤ T <sub>J</sub> ≤ 85°C		45	69	mΩ
		–40°C ≤T <sub>J</sub> ≤ 125°C		45	77	
I <sub>lkg</sub>	Reverse leakage current	$V_{OUT} = 6.5 \text{ V}, V_{IN} = V_{EN} = 0 \text{ V}, -40^{\circ}\text{C} \le T_{J} \le 85^{\circ}\text{C},$ measure $I_{(IN)}$		0.01	2	μΑ
OUT - DISC	HARGE					
R <sub>(DCHG)</sub>	Discharge resistance (mode change)		400	500	630	Ω
CTL1, CTL2,	, EN, OVP_SEL INPUTS				*	
	Input pin rising logic threshold voltage		1	1.35	2	V
	Input pin falling logic threshold voltage		0.85	1.15	1.65	V
	Hysteresis (2)			200		mV
	Input current	Pin voltage = 0 V or 6.5 V	-1		1	μΑ
CURRENT L	IMIT					
		$R_{(ILIM\_LO)} = 210 \text{ k}\Omega$	190	240	290	
		$R_{(ILIM\_LO)} = 80.6 \text{ k}\Omega$	555	620	680	
		$R_{(ILIM\_LO)} = 21.5 \text{ k}\Omega$	2145	2300	2460	
los	OUT short-circuit current limit	$R_{(ILIM\_LO)} = 19.1 \text{ k}\Omega$	2420	2590	2760	mA
		$R_{(ILIM\_HI)} = 18.2 \text{ k}\Omega$	2545	2720	2895	
		$R_{(ILIM\_HI)} = 14.3 \text{ k}\Omega$	3240	3455	3670	
		R <sub>(ILIM_HI)</sub> shorted to GND	5000	6500	8000	
SUPPLY CU	RRENT					
I <sub>(IN_OFF)</sub>	Disabled IN supply current	$V_{(EN)} = 0$ V, $V_{(OUT)} = 0$ V, $-40^{\circ}C \le T_{J} \le 85^{\circ}C$ , no 5.1-k $\Omega$ resistor (open) between BIAS and OUT		0.1	5	μΑ
		SDP mode (CTL1, CTL2 = 0, 1)		170	250	
I <sub>(IN_ON)</sub>	Enabled IN supply current	CDP mode (CTL1, CTL2 = 1, 1)		200	280	μΑ
		Client mode (CTL1, CTL2 = 0, 0)		120	210	

<sup>(1)</sup> Pulse-testing techniques maintain junction temperature close to ambient temperature. Thermal effects must be taken into account separately.

<sup>(2)</sup> This parameter is provided for reference only and does not constitute part of TI's published device specifications for purposes of TI's product warranty.



## **Electrical Characteristics (continued)**

Unless otherwise noted,  $-40^{\circ}\text{C} \leq \text{T}_{\text{J}} \leq 125^{\circ}\text{C}$  and  $4.5 \text{ V} \leq \text{V}_{(\text{IN})} \leq 6.5 \text{ V}, \text{V}_{(\text{EN})} = \text{V}_{(\text{CTL1})} = \text{V}_{(\text{CTL2})} = \text{V}_{(\text{IN})}, \text{R}_{(\text{FAULT})} = \text{R}_{(\text{STATUS})} = 10 \text{ k}\Omega, \text{R}_{(\text{ILIM}\_\text{H})} = 19.1 \text{ k}\Omega, \text{R}_{(\text{ILIM}\_\text{LO})} = 80.6 \text{ k}\Omega.$  Positive currents are into pins. Typical values are at 25°C. All voltages are with respect to GND.

	with respect to GND.  PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	SE LOCKOUT, IN					
V <sub>(UVLO)</sub>	UVLO threshold voltage	IN rising	3.9	4.15	4.3	V
(0120)	Hysteresis (3)	T <sub>J</sub> = 25°C		100		mV
FAULT	,	0				
	Output low voltage	$I_{(FAULT)} = 1 \text{ mA}$			100	mV
	Off-state leakage	V <sub>(FAULT)</sub> = 6.5 V			2	μA
STATUS	on state tourlage	(FAULT)				Pr. 1
	Output low voltage	I <sub>(STATUS)</sub> = 1 mA			100	mV
	Off-state leakage	$V_{(STATUS)} = 6.5 \text{ V}$			2	μA
THERMAL SHUT		(STATUS) 515 T				μ.,
T <sub>(OTSD2)</sub>	Thermal shutdown threshold		155			°C
T <sub>(OTSD1)</sub>	Thermal shutdown threshold in current-limit		135			°C
	Hysteresis (3)			20		°C
LOAD DETECT (	$(V_{CTL1} = V_{CTL2} = V_{IN})$	1	II			
I <sub>(LD)</sub>	I <sub>OUT</sub> load detection threshold	$R_{(ILIM\_LO)} = 80.6 \text{ k}\Omega$ , rising load current	585	650	715	mA
	Hysteresis (3)			50		mA
DM_IN AND DP_	IN OVERVOLTAGE PROTE	CTION	<b>"</b>			
V <sub>(OV_Data)</sub>	Protection trip threshold	DP_IN and DM_IN rising	3.7	3.9	4.15	V
(= :_= = ::::)	Hysteresis (3)	-		100		mV
	· · ·	DP_IN = DM_IN = 18 V, IN = 5 V or 0 V		200		
R <sub>(DCHG_Data)</sub>	Discharge resistor after OVP(2)	DP_IN = DM_IN = 5 V, IN = 5 V		370		kΩ
(= = : : = = = : : : ;		DP_IN = DM_IN = 5 V, IN = 0		390		
OUT OVERVOLT	TAGE PROTECTION		<b>"</b>			
V <sub>(OV_OUT_LOW)</sub>	Protection trip threshold	OUT rising	5.65	6	6.35	V
(= ======	Hysteresis (3)			90		mV
V <sub>(OV_OUT_HIGH)</sub>	Protection trip threshold	OUT rising	6.6	6.95	7.3	V
( = = = - /	Hysteresis (3)			130		mV
_	5	OUT = 18 V, IN = 5 V		55	85	
R <sub>(DCHG_OUT)</sub>	Discharge resistor	OUT = 18 V, IN = 0		80	120	kΩ
CABLE COMPE	NSATION		<del>-</del>			
		Load = 3 A, $2.5 \text{ V} \le \text{V}_{(CS)} \le 6.5 \text{ V}$	234	246	258	
		Load = 2.4 A, 2.5 V $\leq$ V <sub>(CS)</sub> $\leq$ 6.5 V	187	197	207	_
I <sub>(CS)</sub>	Sink current	Load = 2.1 A, 2.5 V $\leq$ V <sub>(CS)</sub> $\leq$ 6.5 V	163	172	181	μA
		Load = 1 A, 2.5 V $\leq$ V <sub>(CS)</sub> $\leq$ 6.5 V	77	82	87	
CURRENT MON	ITOR OUTPUT (IMON)	, (66)				
	\ - /	Load = 3 A, $0 \le V_{(IMON)} \le 2.5 \text{ V}$	287	312	337	
		Load = 2.4 A, $0 \le V_{(IMON)} \le 2.5 \text{ V}$	230	250	270	
I <sub>(IMON)</sub>	Source current	Load = 2.1 A, $0 \le V_{(IMON)} \le 2.5 \text{ V}$	201	218	235	μΑ
(IIVIOIN)		Load = 1 A, $0 \le V_{(IMON)} \le 2.5 \text{ V}$	94	104	114	
		Load = 0.5 A, $0 \le V_{(IMON)} \le 2.5 \text{ V}$	44	52	60	

<sup>(3)</sup> This parameter is provided for reference only and does not constitute part of TI's published device specifications for purposes of TI's product warranty.



## **Electrical Characteristics (continued)**

Unless otherwise noted,  $-40^{\circ}\text{C} \leq \text{T}_{\text{J}} \leq 125^{\circ}\text{C}$  and  $4.5 \text{ V} \leq \text{V}_{\text{(IN)}} \leq 6.5 \text{ V}, \text{V}_{\text{(EN)}} = \text{V}_{\text{(CTL1)}} = \text{V}_{\text{(CTL2)}} = \text{V}_{\text{(IN)}}, \text{R}_{\text{(FAULT)}} = \text{R}_{\text{(STATUS)}} = 10 \text{ k}\Omega, \text{R}_{\text{(ILIM\_LO)}} = 19.1 \text{ k}\Omega, \text{R}_{\text{(ILIM\_LO)}} = 80.6 \text{ k}\Omega.$  Positive currents are into pins. Typical values are at 25°C. All voltages are with respect to GND.

R(HS_ON)   Pand DM switch on-resistance   30 mA   V(DP_OUT) = V(DM_OUT) = 2.4 V, I(DP_IN) = I(DM_IN) =   3.8   7.4   1.5 mA   V(DP_OUT) = V(DM_OUT) = 0 V, I(DP_IN) = I(DM_IN) =   0.05   0.15   0.		PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R(HS_ON)   DP and DM switch onesistance   30 mA   V <sub>(DP_OUT)</sub> = V <sub>(DM_OUT)</sub> = 2.4 V, I <sub>(DP_IN)</sub> = I <sub>(DM_IN)</sub> = 3.8 7.1	HIGH-BANDWID	TH ANALOG SWITCH					
AR(HS_ON)    Switch resistance mismatch between DP and DM channels   V(DP_OUT) = V(DM_OUT) = 0 V, I(DP_IN) = I(DM_IN) =   0.05   0.15	D	DP and DM switch on-			3.2	6.5	0
	K(HS_ON)	resistance	$V_{(DP\_OUT)} = V_{(DM\_OUT)} = 2.4 \text{ V}, I_{(DP\_IN)} = I_{(DM\_IN)} = -15 \text{ mA}$		3.8	7.6	Ω
$ \begin{array}{c} \text{C}_{\text{(IO\_OFF)}} & \text{channels} & \bigvee_{\text{(DP\_OUT)}} = V_{\text{(DM\_OUT)}} = 2.4 \text{ V, } I_{\text{(DP\_IN)}} = I_{\text{(DM\_IN)}} = \\ -15  \text{mA} & \\ \text{C}_{\text{(IO\_OFF)}} & \text{DP and DM switch off-state} \\ \text{capacitance}^{(4)} & V_{\text{EN}} = 0 \text{ V, } V_{\text{(DP\_IN)}} = V_{\text{(DM\_IN)}} = 0.3 \text{ V, } Vac = 0.03 \\ V_{\text{PP}} \text{ , } f = 1 \text{ MHz} \\ \end{array} $ $ \begin{array}{c} \text{DP and DM switch on-state} \\ \text{capacitance}^{(4)} & V_{\text{(DP\_IN)}} = V_{\text{(DM\_IN)}} = 0.3 \text{ V, } Vac = 0.03 \text{ V}_{\text{PP}} \text{ , } f = 1 \\ \text{MHz} & \\ \text{DP and DM switch on-state} \\ \text{capacitance}^{(4)} & V_{\text{(DP\_IN)}} = V_{\text{(DM\_IN)}} = 0.3 \text{ V, } Vac = 0.03 \text{ V}_{\text{PP}} \text{ , } f = 1 \\ \text{MHz} & \\ \text{DP and DM switch on-state} \\ \text{C}_{\text{(IO\_ON)}} & V_{\text{(DP\_IN)}} = V_{\text{(DM\_IN)}} = 0.3 \text{ V, } Vac = 0.03 \text{ V}_{\text{PP}} \text{ , } f = 1 \\ \text{MHz} & \\ \text{DO_{-state isolation}} & \\ \text{DO_{-state cross-channel}} & f = 250  \text{MHz} & \\ \text{SO}_{\text{DM}} & \text{SO}_{\text{DM}} & \text{SO}_{\text{DM}} & \\ \text{DO_{-state cross-channel}} & f = 250  \text{MHz} & \\ \text{DO_{-state isolation}} & V_{\text{EN}} = 0 \text{ V, } V_{\text{(DP\_IN)}} = V_{\text{(DM\_IN)}} = 3.6 \text{ V, } V_{\text{(DP\_OUT)}} \\ \text{DV}_{\text{IOM_OUT)}} & \text{DV, measure I}_{\text{(DP\_OUT)}} & \text{DV, } \text{DO}_{\text{DO}} & \\ \text{DO_{-IN}} & \text{DO_{-IN}} & \text{DO_{-IN}} & \\ \text{DO_{-IN}} & \text{DO_{-IN}} & \text{DO_{-IN}} & \text{DO_{-IN}} & \\ \text{DO_{-IN}} & \text{DO_{-IN}} & \text{DO_{-IN}} & \text{DO_{-IN}} & \\ \text{DO_{-IN}}$	IAD I				0.05	0.15	Ω
$ \begin{array}{c} C(IO\_OFF) & capacitance^{(4)} & V_PP ,  f = 1 MHz^T \\ C_{(IO_ON)} & DP and DM switch on\text{-state} \\ capacitance^{(4)} & V_{(DP_IN)} = V_{(DM_IN)} = 0.3 V ,  Vac = 0.03 V_PP ,  f = 1 \\ MHz & Id_DM Id_DM \\ DO^F state isolation^{(3)} & V_{(EN)} = 0 V ,   V_DM_IN \\ DO^T state cross-channel \\ isolation^{(4)} & f = 250 MHz \\ Id_IN DM^T DM^DM DM^T DM^T DM^T DM^T DM^T DM^T DM^T DM^T DM^DM DM^T DM$	$ \Delta R_{(HS\_ON)} $				0.05	0.15	12
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	C <sub>(IO_OFF)</sub>				8.8		pF
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	C <sub>(IO_ON)</sub>				10.9		pF
$I_{lkg(OFF)}  \text{Off-state leakage current}  \begin{array}{c} I_{lkg(OFF)} \\ I_{lkg(OFF)} \\ \end{array}  \begin{array}{c} V_{EN} = 0 \text{ V, V}_{(DP\_IN)} = V_{(DM\_IN)} = 3.6 \text{ V, V}_{(DP\_OUT)} \\ = V_{(DM\_OUT)} = 0 \text{ V, measure I}_{(DP\_OUT)} \text{ and} \\ I_{(DM\_OUT)} = 0 \text{ V, measure I}_{(DP\_OUT)} \\ \end{array}  \begin{array}{c} 0.1 \\$		Off-state isolation(3)	V <sub>(EN)</sub> = 0 V, f = 250 MHz		8		dB
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			f = 250 MHz		30		dB
CHARGING DOWNSTREAM PORT DETECT $V_{(DM\_SRC)}$ DM_IN CDP output voltage $V_{(DP\_IN)} = 0.6 \text{ V}, -250 \text{ μA} < I_{(DM\_IN)} < 0 \text{ μA}$ 0.5       0.6       0.7 $V_{(DAT\_REF)}$ DP_IN rising lower window threshold for $V_{(DM\_SRC)}$ activation       0.36       0.36       0.36 $V_{(LGC\_SRC)}$ DP_IN rising upper window threshold for VDM_SRC de-activation       0.8       0.8 $V_{(LGC\_SRC\_HYS)}$ Hysteresis (4)       100	$I_{lkg(OFF)}$	Off-state leakage current	$= V_{(DM\_OUT)} = 0 V$ , measure $I_{(DP\_OUT)}$ and		0.1	1.5	μΑ
$V_{(DM\_SRC)}$ DM_IN CDP output voltage $V_{(DP\_IN)} = 0.6 \text{ V}, -250 \text{ μA} < I_{(DM\_IN)} < 0 \text{ μA}$ 0.5 0.6 0.7 $V_{(DAT\_REF)}$ DP_IN rising lower window threshold for $V_{(DM\_SRC)}$ activation 0.36 0.4 $V_{(DM\_SRC)}$ 0.5 0.6 0.5 $V_{(LGC\_SRC)}$ 0.8 0.8 $V_{(LGC\_SRC)}$ DP_IN rising upper window threshold for VDM_SRC de-activation 0.8 0.8 0.8 $V_{(LGC\_SRC\_HYS)}$ Hysteresis (4) 100	BW	Bandwidth (-3 dB) <sup>(4)</sup>	$R_{(L)} = 50 \Omega$		940		MHz
$\begin{array}{c} V_{(DAT\_REF)} & \begin{array}{c} DP\_IN \ rising \ lower \ window \\ threshold \ for \ V_{(DM\_SRC)} \\ activation \\ & \\ \\ V_{(LGC\_SRC)} \end{array} & \begin{array}{c} 0.36 \\ \\ 50 \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ $	CHARGING DO	WNSTREAM PORT DETECT					
$\begin{array}{c cccc} V_{(DAT\_REF)} & & threshold for \ V_{(DM\_SRC)} \\ & & & & & & & & & & & & & & & & & & $	$V_{(DM\_SRC)}$	DM_IN CDP output voltage	$V_{(DP_{-}IN)} = 0.6 \text{ V}, -250  \mu\text{A} < I_{(DM_{-}IN)} < 0  \mu\text{A}$	0.5	0.6	0.7	V
V(LGC_SRC)     DP_IN rising upper window threshold for VDM_SRC de-activation     0.8       V(LGC_SRC_HYS)     Hysteresis <sup>(4)</sup>	$V_{(DAT\_REF)}$	threshold for $V_{(DM\_SRC)}$		0.36		0.4	V
V(LGC_SRC)     threshold for VDM_SRC de-activation     0.8     0.8       V(LGC_SRC_HYS)     Hysteresis <sup>(4)</sup> 100		Hysteresis (4)			50		mV
	V <sub>(LGC_SRC)</sub>	threshold for VDM_SRC		0.8		0.88	V
$I_{(DP\_SINK)}$ DP_IN sink current $V_{(DP\_IN)} = 0.6 \text{ V}$ 40 75 10	V <sub>(LGC_SRC_HYS)</sub>	Hysteresis (4)			100		mV
	I <sub>(DP_SINK)</sub>	DP_IN sink current	$V_{(DP_{\perp}IN)} = 0.6 \text{ V}$	40	75	100	μΑ

<sup>(4)</sup> This parameter is provided for reference only and does not constitute part of TI's published device specifications for purposes of TI's product warranty.



## 6.6 Switching Characteristics


Unless otherwise noted  $-40^{\circ}\text{C} \leq \text{T}_{\text{J}} \leq 125^{\circ}\text{C}$  and  $4.5 \text{ V} \leq \text{V}_{(\text{IN})} \leq 6.5 \text{ V}, \text{V}_{(\text{EN})} = \text{V}_{(\text{IN})}, \text{V}_{(\text{CTL1})} = \text{V}_{(\text{IN})}. \text{R}_{(\text{FAULT})} = \text{R}_{(\text{STATUS})} = 10 \text{ k}\Omega, \text{R}_{(\text{ILIM}\_H)} = 19.1 \text{ k}\Omega, \text{R}_{(\text{ILIM}\_LO)} = 80.6 \text{ k}\Omega. \text{Positive currents are into pins. Typical values are at 25°C. All voltages are with respect to GND.}$ 


ı	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>r</sub>	OUT voltage rise time	$V_{(IN)} = 5 \text{ V}, C_{(L)} = 1 \mu\text{F}, R_{(L)} = 100 \Omega$	1.05	1.75	3.1	ms
t <sub>f</sub>	OUT voltage fall time		0.27	0.47	0.82	ms
t <sub>on</sub>	OUT voltage turnon time	$V_{(IN)} = 5 \text{ V}, C_{(L)} = 1 \mu\text{F}, R_{(L)} = 100 \Omega$		7.5	11	ms
t <sub>off</sub>	OUT voltage turnoff time			2.7	5	ms
t <sub>(DCHG_S)</sub>	Discharge hold time (mode change)	Time V <sub>(OUT)</sub> < 0.7 V	1.1	2	2.9	S
t <sub>(IOS)</sub>	OUT short-circuit response time <sup>(1)</sup>	$V_{(IN)} = 5 \text{ V}, R_{(SHORT)} = 50 \text{ m}\Omega$		2		μs
t(OC_OUT_FAULT)	OUT FAULT deglitch time	Bidirectional deglitch applicable to current-limit condition only (no deglitch assertion for OTSD)	5.5	8.5	11.5	ms
t <sub>pd</sub>	Analog switch propagation delay <sup>(1)</sup>	V <sub>(IN)</sub> = 5 V		0.14		ns
t <sub>(SK)</sub>	Analog switch skew between opposite transitions of the same port $\left(t_{\text{PHL}} - t_{\text{PLH}}\right)^{(1)}$	V <sub>(IN)</sub> = 5 V		0.02		ns
$t_{(LD\_SET)}$	Load-detect set time	$V_{(IN)} = 5 V$	120	210	280	ms
t <sub>(LD_RESET)</sub>	Load-detect reset time	$V_{(IN)} = 5 V$	1.8	3	4.2	S
t <sub>(OV_Data)</sub>	DP_IN and DM_IN overvoltage protection response time			5		μs
$t_{(OV\_OUT)}$	OUT overvoltage protection response time			0.3		μs
t <sub>(OV_D_FAULT)</sub>	DP_IN and DM_IN FAULT- asserted degltich time		11	16	23	ms
	OUT FAULT-asserted degltich time		11	16	23	ms

<sup>(1)</sup> These parameters are provided for reference only and do not constitute part of TI's published device specifications for purposes of TI's product warranty.

## 6.7 Typical Characteristics


 $T_A = 25$ °C,  $V_{(IN)} = 5$  V,  $V_{(EN)} = 5$  V,  $V_{(CTL1)} = V_{(CTL2)} = 5$  V,  $\overline{FAULT}$  and  $\overline{STATUS}$  connect to  $V_{(IN)}$  via a 10-k $\Omega$  pullup resistor (unless stated otherwise)








 $T_A = 25$ °C,  $V_{(IN)} = 5$  V,  $V_{(EN)} = 5$  V,  $V_{(CTL1)} = V_{(CTL2)} = 5$  V,  $\overline{FAULT}$  and  $\overline{STATUS}$  connect to  $V_{(IN)}$  via a 10-k $\Omega$  pullup resistor (unless stated otherwise)







 $T_A = 25^{\circ}\text{C}$ ,  $V_{(IN)} = 5$  V,  $V_{(EN)} = 5$  V,  $V_{(CTL1)} = V_{(CTL2)} = 5$  V,  $\overline{\text{FAULT}}$  and  $\overline{\text{STATUS}}$  connect to  $V_{(IN)}$  via a 10-k $\Omega$  pullup resistor (unless stated otherwise)






 $T_A = 25$ °C,  $V_{(IN)} = 5$  V,  $V_{(EN)} = 5$  V,  $V_{(CTL1)} = V_{(CTL2)} = 5$  V,  $\overline{FAULT}$  and  $\overline{STATUS}$  connect to  $V_{(IN)}$  via a 10-k $\Omega$  pullup resistor (unless stated otherwise)







 $T_A = 25^{\circ}C$ ,  $V_{(IN)} = 5$  V,  $V_{(EN)} = 5$  V,  $V_{(CTL1)} = V_{(CTL2)} = 5$  V,  $\overline{FAULT}$  and  $\overline{STATUS}$  connect to  $V_{(IN)}$  via a 10-k $\Omega$  pullup resistor (unless stated otherwise)





 $T_A = 25^{\circ}C$ ,  $V_{(IN)} = 5$  V,  $V_{(EN)} = 5$  V,  $V_{(CTL1)} = V_{(CTL2)} = 5$  V,  $\overline{FAULT}$  and  $\overline{STATUS}$  connect to  $V_{(IN)}$  via a 10-k $\Omega$  pullup resistor (unless stated otherwise)






Figure 34. Off-State Data-Switch Isolation vs Frequency

 $T_A = 25^{\circ}C$ ,  $V_{(IN)} = 5$  V,  $V_{(EN)} = 5$  V,  $V_{(CTL1)} = V_{(CTL2)} = 5$  V,  $\overline{FAULT}$  and  $\overline{STATUS}$  connect to  $V_{(IN)}$  via a 10-k $\Omega$  pullup resistor (unless stated otherwise)




Figure 35. On-State Cross-Channel Isolation vs Frequency



## 7 Parameter Measurement Information




Figure 36. Short-to-Battery System Test Setup



## 8 Detailed Description

#### 8.1 Overview

The TPS254900-Q1 device is a USB charging controller and power switch which integrates D+ and D- short-to-battery protection, cable compensation, current monitor (IMON), and IEC ESD protection suitable for automotive USB charging and USB port protection applications.

The integrated power distribution switch uses N-channel MOSFETs suitable for applications where short circuits or heavy capacitive loads will be encountered. The device allows the user to adjust the current-limit thresholds using external resistors. The device enters constant-current mode when the load exceeds the current-limit threshold.

The TPS254900-Q1 device provides V<sub>BUS</sub>, D+, and D- short-to-battery protection. This protects the upstream voltage regulator, automotive processor, and hub when these pins are exposed to fault conditions.

The device also integrates CDP mode, defined in the BC1.2 specification, to enable up to 1.5-A fast charging of most portable devices during data communication.


The TPS254900-Q1 device integrates a cable compensation (CS) feature to compensate for long-cable voltage drop. This keeps the remote USB port output voltage constant to enhance the user experience under high-current charging conditions.

The TPS254900-Q1 device provides a current-monitor function (IMON) by connecting a resistor from the IMON pin to GND to provide a positive voltage linearly with load current. This can be used for system power or dynamic power management.

Additionally, the device provides ESD protection up to ±8 kV (contact discharge) and ±15 kV (air discharge) per IEC 61000-4-2 on DP\_IN and DM\_IN.



## 8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

## 8.3 Feature Description

## 8.3.1 FAULT Response

The device features an active-low, open-drain fault output.  $\overline{\text{FAULT}}$  goes low when there is a fault condition. Fault detection includes overtemperature, overcurrent, or overvoltage on V<sub>BUS</sub>, DP\_IN and DM\_IN. Connect a 10-k $\Omega$  pullup resistor from FAULT to IN.

Table 1 summarizes the conditions that generate a fault and actions taken by the device.



#### **Feature Description (continued)**

**Table 1. Fault Conditions** 

EVENT	CONDITION	ACTION
Overvoltage on the data lines	$V_{(DP\_IN)}$ or $V_{(DM\_IN)} > 3.9 \text{ V}$	The device immediately shuts off the USB data switches and the internal power switch. The fault indicator asserts with a 16-ms deglitch, and deasserts without deglitch.
Overvoltage on V <sub>(OUT)</sub>	V <sub>(OUT)</sub> > 6 V or 6.95 V	The device immediately shuts off the internal power switch and the USB data switches. The fault indicator asserts with a 16-ms deglitch and deasserts without deglitch.
Overcurrent on V <sub>(OUT)</sub>	I <sub>(OUT)</sub> > I <sub>(OS)</sub>	The device regulates switch current at I <sub>(OS)</sub> until thermal cycling occurs. The fault indicator asserts and deasserts with an 8-ms deglitch (the device does not assert FAULT on overcurrent in SDP1 mode).
Overtemperature	$T_J$ > OTSD2 in non-current-limited or $T_J$ > OTSD1 in current-limited mode.	The device immediately shuts off the internal power switch and the USB data switches. The fault indicator asserts immediately when the junction temperature exceeds OTSD2 or OTSD1 while in a current-limiting condition. The device has a thermal hysteresis of 20°C.

#### 8.3.2 Cable Compensation

When a load draws current through a long or thin wire, there is an IR drop that reduces the voltage delivered to the load. In the vehicle from the voltage regulator 5-V output to the  $V_{PD\_IN}$  (input voltage of portable device), the total resistance of power switch  $r_{DS(on)}$  and cable resistance causes an IR drop at the PD input. So the charging current of most portable devices is less than their expected maximum charging current.




Figure 37. Voltage Drop

TPS254900-Q1 device detects the load current and applies a proportional sink current that can be used to adjust the output voltage of the upstream regulator to compensate for the IR drop in the charging path. The gain  $G_{(CS)}$  of the sink current proportional to load current is 82  $\mu$ A/A.






Figure 38. Cable Compensation Equivalent Circuit

#### 8.3.2.1 Design Procedure

To start the procedure, the total resistance, including the power switch  $r_{DS(on)}$  and wire resistance  $R_{(WIRE)}$ , must be known.

- 1. Choose  $R_{(G)}$  following the voltage-regulator feedback resistor-divider design guideline.
- 2. Calculate R<sub>(FA)</sub> according to Equation 1.

$$R_{FA} = (r_{DS(on)} + R_{(WIRE)}) / G_{(CS)}$$
(1)

3. Calculate R<sub>(FB)</sub> according to Equation 2.

$$R_{(FB)} = \frac{V_{(OUT)}}{V_{(FB)}/R_{(G)}} - R_{(G)} - R_{(FA)}$$
(2)

4.  $C_{(COMP)}$  in parallel with  $R_{(FA)}$  is required to stablilize  $V_{(OUT)}$  when  $C_{(BUS)}$  is large. Start with  $C_{(COMP)} \ge 3 \times G_{(CS)} \times C_{(OUT)}$ , then adjust  $C_{(COMP)}$  to optimize the load transient of the voltage regulator output.  $V_{(OUT)}$  stability should always be verified in the end application circuit.

#### 8.3.3 D+ and D- Protection

D+ and D- protection consists of ESD and OVP (overvoltage protection). The DP\_IN and DM\_IN pins provide ESD protection up to ±15 kV (air discharge) and ±8 kV (contact discharge) per IEC 61000-4-2 (see the *ESD Ratings* section for test conditions).

The ESD stress seen at DP\_IN and DM\_IN is impacted by many external factors, like the parasitic resistance and inductance between ESD test points and the DP\_IN and DM\_IN pins. For air discharge, the temperature and humidity of the environment can cause some difference, so the IEC performance should always be verified in the end-application circuit.

The IEC ESD performance of the TPS254900-Q1 device depends on the capacitance connected from BIAS to GND. A 2.2- $\mu$ F capacitor placed close to the BIAS pin is recommended. Connect the BIAS pin to OUT using a 5.1-k $\Omega$  resistor as a discharge path for the ESD stress.

OVP protection is provided for short-to- $V_{BUS}$  or short-to-battery conditions in the vehicle harness, preventing damage to the upstream USB transceiver or hub. When the voltage on DP\_IN or DM\_IN exceeds 3.9 V (typical), the TPS254900-Q1 device quickly responds to block the high-voltage reverse connection to DP\_OUT and DM\_OUT. Overcurrent short-to-GND protection for D+ and D- is provided by the upstream USB transceiver.

#### 8.3.4 V<sub>BUS</sub> OVP Protection

The TPS254900-Q1 OUT pin can withstand up to 18 V. The internal MOSFET turns off quickly when a short-to-battery condition occurs.



The TPS254900-Q1 device has two OVP thresholds; one is 6 V (typical) and the other is 6.95 V (typical). Set the OVP threshold using the external OVP SEL pin.

#### 8.3.5 Output and D+ or D- Discharge

To allow a charging port to renegotiate current with a portable device, the TPS254900-Q1 device uses the OUT discharge function. During mode change, the TPS254900-Q1 device turns off the power switch while discharging OUT with a  $500-\Omega$  resistance, then turning back on the power switches to reassert the OUT voltage.

When an OVP condition occurs on DP\_IN or DM\_IN, the TPS254900-Q1 device enables an internal 200-k $\Omega$  discharge resistance from DP\_IN to ground and from DM\_IN to ground. The analog switches are also turned off. The TPS254900-Q1 device automatically disables the discharge paths and turns on the analog switches once the OVP condition is removed.

When an OVP condition occurs on OUT, the TPS254900-Q1 device turns on an internal discharge path (see Table 2 for the discharge resistance). The TPS254900-Q1 device automatically turns off the discharge path and turns on the power switch once the OVP condition is removed.

VIN <sup>(1)</sup>	EN <sup>(1)</sup>	OVP <sup>(1)</sup>	OUT Discharge Resistance <sup>(2)</sup>
0	0	0	_
0	0	1	80 kΩ
0	1	0	_
0	1	1	80 kΩ
1	0	0	500 Ω
1	0	1	500 Ω or 55 kΩ
1	1	0	_
1	1	1	55 kΩ

**Table 2. OUT Discharge Resistance** 

#### 8.3.6 Port Power Management (PPM)

PPM is the intelligent and dynamic allocation of power. PPM is for systems that have multiple charging ports but cannot power them all simultaneously.

#### 8.3.6.1 Benefits of PPM

The benefits of PPM include the following:

- Delivers better user experience
- Prevents overloading of system power supply
- · Allows for dynamic power limits based on system state
- Allows every port potentially to be a high-power charging port
- Allows for smaller power-supply capacity because loading is controlled

#### 8.3.6.2 PPM Details

All ports are <u>allowed</u> to broadcast high-current charging. The current limit is based on ILIM\_HI. The system <u>monitors</u> the <u>STATUS</u> pin to see when high-current loads are present. Once the allowed number of ports asserts <u>STATUS</u>, the remaining ports are toggled to a non-charging port. The current limit of the non-charging port is based on the ILIM\_LO <u>setting</u>. The non-charging ports are automatically toggled back to charging ports when a charging port deasserts <u>STATUS</u>.

<u>STATUS</u> asserts in a charging port when the load current is above ILIM\_LO + 30 mA for 210 ms (typical). STATUS deasserts in a charging port when the load current is below ILIM\_LO – 20 mA for 3 seconds (typical).

<sup>(1)</sup> 0 = inactive, 1 = active

<sup>(2) — =</sup> no discharge resistance



## 8.3.6.3 Implementing PPM in a System With Two Charging Ports (CDP and SDP1)

Figure 39 shows the implementation of the two charging ports with data communication, each with a TPS254900-Q1 device and configured in CDP mode. In this example, the 5-V power supply for the two charging ports is rated at less than 3.5 A. Both TPS254900-Q1 devices have  $R_{(ILIM)}$  chosen to correspond to the low (1-A) and high (2.4-A) current-limit setting for the port. In this implementation, the system can support only one of the two ports at 2.4-A charging current, whereas the other port is set to the SDP1 mode and  $I_{OS}$  corresponds to 1 A.




Figure 39. PPM Between CDP and SDP1



#### 8.3.7 Overcurrent Protection

When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Two possible overload conditions can occur. In the first condition, the output is shorted before the device is enabled or before the application of  $V_{(IN)}$ . The TPS254900-Q1 device senses the short and immediately switches into a constant-current output. In the second condition, a short or an overload occurs while the device is enabled. At the instant the overload occurs, high currents flow for 1 to 2  $\mu$ s (typical) before the current-limit circuit reacts. The device operates in constant-current mode after the current-limit circuit has responded. Complete shutdown occurs only if the fault is present long enough to activate thermal limiting. The device remains off until the junction temperature cools approximately 20°C and then restarts. The device continues to cycle on and off until the overcurrent condition is removed.

#### 8.3.8 Undervoltage Lockout

The undervoltage-lockout (UVLO) circuit disables the power switch until the input voltage reaches the UVLO turnon threshold. Built-in hysteresis prevents unwanted oscillations on the output due to input voltage drop from large current surges.

#### 8.3.9 Thermal Sensing

Two independent thermal-sensing circuits protect the TPS254900-Q1 device if the temperature exceeds recommended operating conditions. These circuits monitor the operating temperature of the power-distribution switch and disable operation. The power dissipation in the package is proportional to the voltage drop across the power switch, so the junction temperature rises during an overcurrent condition. The first thermal sensor turns off the power switch when the die temperature exceeds 135°C and the device is in current limit. The second thermal sensor turns off the power switch when the die temperature exceeds 155°C regardless of whether the power switch is in current limit. Hysteresis is built into both thermal sensors, and the switch turns on after the device has cooled by approximately 20°C. The switch continues to cycle off and then on until the fault is removed. The open-drain false-reporting output, FAULT, is asserted (low) during an overtemperature shutdown condition.

#### 8.3.10 Current-Limit Setting

The TPS254900-Q1 has two independent current-limit settings that are each adjusted externally with a resistor. The ILIM\_HI setting is adjusted with  $R_{(ILIM\_HI)}$  connected between ILIM\_HI and GND. The ILIM\_LO setting is adjusted with  $R_{(ILIM\_LO)}$  connected between ILIM\_LO and GND. Consult the device truth table (Table 3) to see when each current limit is used. Both settings have the same relation between the current limit and the adjusting resistor.

The following equation calculates the value of resistor for adjusting the typical current limit:


$$I_{OS(nom)} (mA) = \frac{48687 \text{ V}}{R_{(ILIM\_xx)}^{0.9945} \text{ k}\Omega}$$
 (3)

Many applications require that the current limit meet specific tolerance limits. When designing to these tolerance limits, both the tolerance of the TPS254900-Q1 current limit and the tolerance of the external adjusting resistor must be taken into account. The following equations approximate the TPS254900-Q1 minimum and maximum current limits to within a few milliamperes and are appropriate for design purposes. The equations do not constitute part of Tl's published device specifications for purposes of Tl's product warranty. These equations assume an ideal—no variation—external adjusting resistor. To take resistor tolerance into account, first determine the minimum and maximum resistor values based on its tolerance specifications and use these values in the equations. Because of the inverse relation between the current limit and the adjusting resistor, use the maximum resistor value in the  $I_{OS(min)}$  equation and the minimum resistor value in the  $I_{OS(max)}$  equation.

$$I_{OS(min)} (mA) = \frac{46464 \text{ V}}{R_{(ILIM\_xx)}^{0.9974} \text{ k}\Omega} - 32$$
(4)

$$I_{OS(max)} (mA) = \frac{51820 \text{ V}}{R_{(ILIM_xx)}^{0.9987} \text{ k}\Omega} + 38$$
 (5)





The routing of the traces to the  $R_{(ILIM\_xx)}$  resistors should have a sufficiently low resistance so as not to affect the current-limit accuracy. The ground connection for the  $R_{(ILIM\_xx)}$  resistors is also very important. The resistors must reference back to the TPS254900-Q1 GND pin. Follow normal board layout practices to ensure that current flow from other parts of the board does not impact the ground potential between the resistors and the TPS254900-Q1 GND pin.

### 8.4 Device Functional Modes

### 8.4.1 Device Truth Table (TT)

The device truth table (Table 3) lists all valid combinations for both control pins (CTL1 and CTL2), and the corresponding charging mode. The TPS254900-Q1 device monitors the CTL inputs and transitions to the charging mode to which it is commanded.

CTL1 CTL2 **CURRENT LIMIT** MODE **STATUS CS** FOR CABLE **IMON FOR FAULT NOTES** COMPENSATION **SELECTED CURRENT REPORT** for Load Detect **MONITOR** 0 0 N/A Client OFF **OFF** OFF **OFF** Power switch mode (1) is disabled. only analog switch is on. 0 1 ILIM LO SDP **OFF** ON ON ON Standard SDP ON<sup>(3)</sup> 0 SDP1 (2) No OUT 1 ILIM\_LO OFF ON ON discharge between CDP and SDP1 for PPM  $CDP^{(2)}$ 1 1 ILIM\_HI ON ON ON ON

**Table 3. Truth Table** 

- No 5.1-kΩ resistor from BIAS to OUT (open between the pins), or OUT still has 5-V voltage from an external downstream port; client mode is still active.
- (2) No OUT discharge when changing from 10 to 11 or from 11 to 10.
- (3) A fault only trips OTSD, OUT, DP\_IN, DM\_IN, and OVP.

## 8.4.2 USB BC1.2 Specification Overview

The BC1.2 specification includes three different port types:

- Standard downstream port (SDP)
- Charging downstream port (CDP)
- Dedicated charging port (DCP)



BC1.2 defines a charging port as a downstream-facing USB port that provides power for charging portable equipment. Under this definition, CDP and DCP are defined as charging ports.

Table 4 lists the difference between these port types.

**Table 4. Operating Modes Table** 

PORT TYPE	SUPPORTS USB2.0 COMMUNICATION	MAXIMUM ALLOWABLE CURRENT DRAWN BY PORTABLE EQUIPMENT (A)
SDP (USB 2.0)	YES	0.5
SDP (USB 3.0)	YES	0.9
CDP	YES	1.5
DCP	NO	1.5

## 8.4.3 Standard Downstream Port (SDP) Mode — USB 2.0 and USB 3.0

An SDP is a traditional USB port that follows the USB 2.0 or USB 3.0 protocol. An SDP supplies a minimum of 500 mA per port for USB 2.0 and 900 mA per port for USB 3.0. USB 2.0 and USB 3.0 communication is supported, and the host controller must be active to allow charging.

## 8.4.4 Charging Downstream Port (CDP) Mode

A CDP is a USB port that follows the USB BC1.2 specification and supplies a minimum of 1.5 A per port. A CDP provides power and meets the USB 2.0 requirements for device enumeration. USB 2.0 communication is supported, and the host controller must be active to allow charging. The difference between CDP and SDP is the host-charge handshaking logic that identifies this port as a CDP. A CDP is identifiable by a compliant BC1.2 client device and allows for additional current draw by the client device.


The CDP handshaking process occurs in two steps. During the first step, the portable equipment outputs a nominal 0.6-V output on the D+ line and reads the voltage input on the D- line. The portable device detects the connection to an SDP if the voltage is less than the nominal data-detect voltage of 0.3 V. The portable device detects the connection to a CDP if the D- voltage is greater than the nominal data-detect voltage of 0.3 V and optionally less than 0.8 V.

The second step is necessary for portable equipment to determine whether the equipment is connected to a CDP or a DCP. The portable device outputs a nominal 0.6-V output on the D– line and reads the voltage input on the D+ line. The portable device concludes the equipment is connected to a CDP if the data line being read remains less than the nominal data detects voltage of 0.3 V. The portable device concludes it is connected to a DCP if the data line being read is greater than the nominal data-detect voltage of 0.3 V.

The TPS254900-Q1 integrates CDP detection protocol, used at a downstream port as the CDP controller to support CDP portable-device fast charge up to 1.5 A.

#### 8.4.5 Client Mode

The TPS254900-Q1 device integrates client mode as shown in Figure 42. The internal power switch is OFF to block current flow from OUT to IN, and the signal switches are ON. This mode can be used for software upgrades from the USB port.



Copyright © 2016, Texas Instruments Incorporated

Figure 42. Client-Mode Equivalent Circuit



Passing the IEC 61000-4-2 test for DP\_IN and DM\_IN requires connecting a discharge resistor to OUT during USB 2.0 high-speed enumeration. In client mode, because the power switch is OFF, OUT must be 5 V so that the device can work normally (usually powered by an external downstream USB port). If the OUT voltage is low, the communication may not work properly.

#### 8.4.6 High-Bandwidth Data-Line Switch

The D+ and D- data lines pass through the device to enable monitoring and handshaking while supporting the charging operation. A wide-bandwidth signal switch allows data to pass through the device without corrupting signal integrity. The data-line switches are turned on in any of the CDP, SDP or client operating modes. The EN input must be at logic high for the data-line switches to be enabled.

#### **NOTE**

- While in CDP mode, the data switches are ON, even during CDP handshaking.
- The data switches are only for the USB-2.0 differential pair. In the case of a USB-3.0 host, the super-speed differential pairs must be routed directly to the USB connector without passing through the TPS254900-Q1 device.
- Data switches are OFF during OUT (V<sub>BUS</sub>) discharge.



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The TPS254900-Q1 device is a USB charging-port controller and power switch with cable compensation and short-to-battery protection for  $V_{BUS}$ , D+, and D–. The device is typically used for automotive USB port protection and as a USB charging controller. The following design procedure can be used to select components for the TPS254900-Q1. This section presents a simplified discussion of how to choose external components for  $V_{BUS}$ , D+, and D– short-to-battery protection. For cable-compensation design information, see the data sheet (SLUSCE3) for the TPS2549-Q1 device, which has features and design considerations very similar to those of the TPS254900-Q1 device.

#### 9.2 Typical Application

For an automotive USB charging port, the  $V_{BUS}$ , D+, and D- pins are exposed and require a protection device. The protection required includes  $V_{BUS}$  overcurrent, D+ and D- ESD protection, and short-to-battery protection. This charging-port device protects the upstream dc-dc converter (bus line) and automotive SOC or hub chips (D+ and D- data lines). An application schematic of this circuit with short-to-battery protection is shown in Figure 43.




Figure 43. Typical Application Schematic: USB Port Charging With Cable Compensation



#### Typical Application (continued)

#### 9.2.1 Design Requirements

For this design example, use the following as the input parameters.

DESIGN PARAMETER	EXAMPLE VALUE				
Battery voltage, V <sub>(BAT)</sub>	18 V				
Short-circuit cable	0.5 m				

## 9.2.2 Detailed Design Procedure

To begin the design process, the designer must know the following:

- The battery voltage
- The short-circuit cable length
- The maximum continuous output current for the charging port. The minimum current-limit setting of TPS254900-Q1 device must be higher than this current.
- The maximum output current of the upstream dc-dc converter. The maximum current-limit setting of TPS254900-Q1 device must be lower than this current.
- For cable compensation, the total resistance including power switch r<sub>DS(on)</sub>, cable resistance, and connector contact resistance must be specified.

#### 9.2.2.1 Input Capacitance

Consider the following application situations when choosing the input capacitors.

For all applications, TI recommends a 0.1-µF or greater ceramic bypass capacitor between IN and GND, placed as close as possible to the device for local noise decoupling.

During output short or hot plug-in of a capacitive load, high current flows through the TPS254900-Q1 device back to the upstream dc-dc converter until the TPS254900-Q1 device responds (after  $t_{(IOS)}$ ). During this response time, the TPS254900-Q1 input capacitance and the dc-dc converter output capacitance source current to keep  $V_{IN}$  above the UVLO of the TPS254900-Q1 device and any shared circuits. Size the input capacitance for the expected transient conditions and keep the path between the TPS254900-Q1 device and the dc-dc converter short to help minimize voltage drops.

Input voltage overshoots can be caused by either of two effects. The first cause is an abrupt application of input voltage in conjunction with input power-bus inductance and input capacitance when the IN pin is in the high-impedance state (before turnon). Theoretically, the peak voltage is 2 times the applied voltage. The second cause is due to the abrupt reduction of output short-circuit current when the TPS254900-Q1 device turns off and energy stored in the input inductance drives the input voltage high. Applications with large input inductance (for example, a connection between the evaluation board and the bench power supply through long cables) may require large input capacitance to prevent the voltage overshoot from exceeding the absolute-maximum voltage of the device.

During the short-to-battery (EN = HIGH) condition, the input voltage follows the output voltage until OVP protection is triggered ( $t_{(OV\_OUT)}$ ). After the TPS254900-Q1 device responds and turns off the power switch, the stored energy in the input inductance can cause ringing.

Based on the three situations described,  $10-\mu F$  and  $0.1-\mu F$  low-ESR ceramic capacitors, placed close to the input, are recommended.

#### 9.2.2.2 Output Capacitance

Consider the following application situations when choosing the output capacitors.

After an output short occurs, the TPS254900-Q1 device abruptly reduces the OUT current, and the energy stored in the output power-bus inductance causes voltage undershoot and potentially reverse voltage as it discharges.

Applications with large output inductance (such as from a cable) benefit from the use of a high-value output capacitor to control the voltage undershoot.

For USB port applications, because the  $V_{BUS}$  pin is exposed to IEC61000-4-2 level-4 ESD, use a low-ESR capacitance to protect OUT.



The TPS254900-Q1 device is capable of handling up to 18-V battery voltage. When  $V_{BUS}$  is shorted to the battery, the LCR tank circuit formed can induce ringing. The peak voltage seen on the OUT pin depends on the short-circuit cable length. The parasitic inductance and resistance varies with length, causing the damping factor and peak voltage to differ. Longer cables with larger resistance reduce the peak current and peak voltage. Consider high-voltage derating for the ceramic capacitor, because the peak voltage can be higher than twice the battery voltage.

Based on the three situations described, a 10-µF, 35-V, X7R, 1210 low-ESR ceramic capacitor placed close to OUT is recommended. If the battery voltage is 16 V and a 16-V transient voltage suppressor (TVS) is used, then the capacitor voltage can be reduced to 25 V. Considering temperature variation, placing an additional 35-V aluminum electrolytic capacitor can lower the peak voltage and make the system more robust.

#### 9.2.2.3 BIAS Capacitance


The capacitance on the BIAS pin helps the IEC ESD performance on the DM\_IN and DP\_IN pins.

When a short to battery on DP\_IN, DM\_IN and/or OUT occurs, high voltage can be seen on the BIAS pin. Place a 2.2- $\mu$ F, 50-V, X7R, 0805, low-ESR ceramic capacitor close to the BIAS pin. The whole current path from BIAS to GND should be as short as possible. Additionally, use a 5.1- $k\Omega$  discharge resistor from BIAS to OUT.


### 9.2.2.4 Output and BIAS TVS

The TPS254900-Q1 device can withstand high transient voltages due to LCR tank ringing, but in order to make OUT, DP\_IN, and DM\_IN robust, place one TVS close to the OUT pin, and another TVS close to the BIAS pin. When choosing the TVS, the reverse standoff voltage  $V_R$  depends on the battery voltage (16 V or 18 V). Considering the peak pulse power capability, a 400-W device is recommended such as an SMAJ16 for a 16-V battery or an SMAJ18 for an 18-V battery.


#### 9.2.3 Application Curves











## 10 Power Supply Recommendations

The TPS254900-Q1 device is designed for a supply voltage range of 4.5 V  $\leq$  V<sub>IN</sub>  $\leq$  6.5 V, with its power switch used for protecting the upstream power supply when a fault such as overcurrent or short to ground occurs on the USB port. Therefore, the power supply should be rated higher than the current-limit setting to avoid voltage drops during overcurrent or short-circuit conditions.

## 11 Layout

#### 11.1 Layout Guidelines

Layout best practices for the TPS254900-Q1 are listed as follows.

- Considerations for input and output power traces
  - Make the power traces as short as possible.
  - Make the power traces as wide as possible.
- Considerations for input-capacitor traces
  - For all applications, 10-μF and 0.1-μF low-ESR ceramic capacitors are recommended, placed close to the IN pin.
- The resistors attached to the ILIM HI and ILIM LO pins of the device have several requirements.
  - It is recommended to use 1% low-temperature-coefficient resistors.
  - The trace routing between these two pins and GND should be as short as possible to reduce parasitic
    effects on current limit. These traces should not have any coupling to switching signals on the board.
- Locate all TPS254900-Q1 pullup resistors for open-drain outputs close to their connection pin. Pullup resistors should be 100 k $\Omega$ .
  - If a particular open-drain output is not used or needed in the system, tie it to GND.
- ESD considerations
  - The TPS254900-Q1 device has built-in ESD protection for DP\_IN and DM\_IN. Keep trace lengths minimal from the USB connector to the DP\_IN and DM\_IN pins on the TPS254900-Q1 device, and use minimal vias along the traces.
  - The capacitor on BIAS helps to improve the IEC ESD performance. A 2.2-μF capacitor should be placed close to BIAS, and the current path from BIAS to GND across this capacitor should be as short as possible. Do not use vias along the connection traces.
  - A 10-μF output capacitor should be placed close to the OUT pin and TVS.
  - See the ESD Protection Layout Guide (SLVA680) for additional information.
- TVS Considerations
  - For OUT, a TVS like SMAJ18 should be placed near the OUT pin.
  - For BIAS, a TVS like SMAJ18 should be placed close to the BIAS pin, but behind the 2.2-uF capacitor.




#### **Layout Guidelines (continued)**

- The whole path from OUT to GND or BIAS to GND across the TVS should be as short as possible.
- DP\_IN, DM\_IN, DP\_OUT, and DM\_OUT routing considerations
  - Route these traces as microstrips with nominal differential impedance of 90  $\Omega$ .
  - Minimize the use of vias on the high-speed data lines.
  - Keep the reference GND plane devoid from cuts or splits above the differential pairs to prevent impedance discontinuities.
  - For more USB 2.0 high-speed D+ and D- differential routing information, see the High Speed USB Platform Design Guideline from Intel.
- Thermal Considerations
  - When properly mounted, the thermal-pad package provides significantly greater cooling ability than an ordinary package. To operate at rated power, the thermal pad must be soldered to the board GND plane directly under the device. The thermal pad is at GND potential and can be connected using multiple vias to inner-layer GND. Other planes, such as the bottom side of the circuit board, can be used to increase heat sinking in higher-current applications. See the *PowerPad™ Thermally Enhanced Package* application report (SLMA002) and *PowerPAD™ Made Easy* application brief (SLMA004) for more information on using this thermal pad package.



## 11.2 Layout Example





Copyright © 2016, Texas Instruments Incorporated

Figure 54. TPS254900-Q1 Layout Diagram



## 12 デバイスおよびドキュメントのサポート

## 12.1 デバイス・サポート

#### 12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 12.2 ドキュメントのサポート

#### 12.2.1 関連資料

『高速USBプラットフォームの設計ガイドライン』、インテル

#### 12.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通 知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。 変更の 詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

#### 12.4 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.5 商標

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.6 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内 蔵しています。保存時または取り扱い時は、MOSゲートに対す る静電破壊を防 ▲ 上するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

## 12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。これらの情報は、指定のデバ イスに対して提供されている最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合 もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。



## PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS254900IRVCRQ1	ACTIVE	WQFN	RVC	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	254900Q	Samples
TPS254900IRVCTQ1	ACTIVE	WQFN	RVC	20	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	254900Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 20-Apr-2023

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS254900IRVCRQ1	WQFN	RVC	20	3000	330.0	12.4	3.3	4.3	1.1	8.0	12.0	Q1
TPS254900IRVCTQ1	WQFN	RVC	20	250	180.0	12.4	3.3	4.3	1.1	8.0	12.0	Q1

www.ti.com 20-Apr-2023



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS254900IRVCRQ1	WQFN	RVC	20	3000	346.0	346.0	33.0
TPS254900IRVCTQ1	WQFN	RVC	20	250	210.0	185.0	35.0



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4209819/B



## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated