



TPS3840-Q1 MR およびプログラマブル遅延機能搭載、車載用、ナノ I_Q 電圧スーパーバイザ

1 特長

- 車載アプリケーション用に認定済み
- 下記内容で AEC-Q100 認定済み
 - デバイス温度グレード 1: 動作時周囲温度 -40°C ~ +125°C
 - デバイス HBM ESD 分類レベル 2
 - デバイス CDM ESD 分類レベル C7B
- 広い動作電圧範囲: 1.5V ~ 10V
 - 外付け抵抗を使用して V_{in} 範囲を拡大
- ナノアンペア単位の消費電流: 標準値 350nA、最大値 700nA
- 固定スレッシュホールド電圧 (V_{IT+})
 - 1.6V から 4.9V まで 0.1V 刻みのスレッシュホールド
 - 高精度: 標準値 1%、最大値 1.5%
 - ヒステリシス内蔵 (V_{IT+})
 - 1.6V < V_{IT+} ≤ 3.0V: 100mV (標準値)
 - 3.1V ≤ V_{IT+} < 4.9V: 200mV (標準値)
- スタートアップ遅延 (t_{STRT}): 350μs (最大値)
- コンデンサでプログラム可能なリセット遅延時間
 - t_D: 50μs (コンデンサなし) から 6.2s (10μF) まで
- アクティブ LOW のマニュアル・リセット (MR)
- 3 つの出力トポロジ
 - TPS3840DL-Q1: オープン・ドレイン、アクティブ LOW (RESET)

- TPS3840PL-Q1: プッシュプル、アクティブ LOW (RESET)
- TPS3840PH-Q1: プッシュプル、アクティブ HIGH (RESET)
- パッケージ: 5 ピン SOT-23 (DBV)

2 アプリケーション

- 車載用ヘッド・ユニットおよびクラスタ
- 車載用ディスプレイ、統合型コックピットおよびドライバー監視
- テレマティクス制御ユニット、緊急通話

3 概要


TPS3840-Q1 ファミリの電圧スーパーバイザまたはリセット IC は、V_{DD} と温度範囲の全体にわたって非常に小さな静止電流を維持しながら、高い電圧レベルで動作できます。TPS3840-Q1 は低消費電力、高精度、短い伝搬遅延時間 (t_{p_HL} = 30μs、標準値) の最良の組み合わせを実現しています。

製品情報⁽¹⁾

型番	パッケージ	本体サイズ(公称)
TPS3840-Q1	SOT-23 (5) (DBV)	2.90mm×1.60mm

(1) パッケージの詳細については、このデータシートの末尾の外形図を参照してください。

代表的なアプリケーション回路



目次

1	特長	1	9.2	Functional Block Diagram	17
2	アプリケーション	1	9.3	Feature Description	17
3	概要	1	9.4	Device Functional Modes	20
4	改訂履歴	2	10	Application and Implementation	21
5	概要 (続き)	3	10.1	Application Information	21
6	Device Comparison Table	4	10.2	Typical Application	21
7	Pin Configuration and Functions	5	11	Power Supply Recommendations	26
8	Specifications	6	12	Layout	26
8.1	Absolute Maximum Ratings	6	12.1	Layout Guidelines	26
8.2	ESD Ratings	6	12.2	Layout Example	26
8.3	Recommended Operating Conditions	6	13	デバイスおよびドキュメントのサポート	27
8.4	Thermal Information	6	13.1	デバイスの項目表記	27
8.5	Electrical Characteristics	7	13.2	コミュニティ・リソース	28
8.6	Timing Requirements	8	13.3	商標	28
8.7	Typical Characteristics	10	13.4	静電気放電に関する注意事項	28
9	Detailed Description	17	13.5	Glossary	28
9.1	Overview	17	14	メカニカル、パッケージ、および注文情報	28

4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

2019年4月発行のものから更新

Page

• 事前情報を量産データのリリースに	1
--------------------------	----------

5 概要（続き）

リセット出力信号は、VDD の電圧が負の電圧スレッショルド (V_{IT-}) を下回ったとき、またはマニュアル・リセットが LOW に設定されたとき ($\overline{V_{MR_L}}$) にアサートされます。リセット信号は、VDD が V_{IT-} にヒステリシスを加えた値 (V_{IT+}) を上回ったとき、またはマニュアル・リセット ($\overline{MR}$) がフローティングまたは $\overline{V_{MR_H}}$ を上回った状態でリセット遅延時間 (t_D) が経過したとき、クリアされます。CT ピンとグランドの間にコンデンサを接続することで、リセット遅延時間をプログラムできます。高速にリセットする場合、CT ピンをフローティングのままにできます。

追加機能: 低いパワー・オン・リセット電圧 (V_{POR})、 $\overline{MR}$ および VDD のグリッチ耐性保護機能の内蔵、ヒステリシスの内蔵、小さいオープン・ドレイン出力リーク電流 ($I_{LKG(OD)}$)。TPS3840-Q1 は、車載用アプリケーションやバッテリー駆動/低消費電力アプリケーション用の電圧監視ソリューションに理想的です。

6 Device Comparison Table

Device Comparison Table shows the variants planned to release at RTM, however other voltages from 表 3 at the end of datasheet can be sample upon request, please contact TI sales representative for details.



PART NUMBER	OUTPUT TOPOLOGY	THRESHOLD (V_{IT}) (V)	HYSTERESIS (mV)
TPS3840DL16DBVRQ1 ⁽¹⁾	Open-Drain, Active-Low	1.6	100
TPS3840DL25DBVRQ1 ⁽¹⁾	Open-Drain, Active-Low	2.5	100
TPS3840DL28DBVRQ1 ⁽¹⁾	Open-Drain, Active-Low	2.8	100
TPS3840DL29DBVRQ1 ⁽¹⁾	Open-Drain, Active-Low	2.9	100
TPS3840DL30DBVRQ1 ⁽¹⁾	Open-Drain, Active-Low	3.0	100
TPS3840DL31DBVRQ1 ⁽¹⁾	Open-Drain, Active-Low	3.1	200
TPS3840DL41DBVRQ1 ⁽¹⁾	Open-Drain, Active-Low	4.1	200
TPS3840DL42DBVRQ1 ⁽¹⁾	Open-Drain, Active-Low	4.2	200
TPS3840DL44DBVRQ1 ⁽¹⁾	Open-Drain, Active-Low	4.4	200
TPS3840DL45DBVRQ1 ⁽¹⁾	Open-Drain, Active-Low	4.5	200
TPS3840PL25DBVRQ1 ⁽²⁾	Push-Pull, Active-Low	2.5	100
TPS3840PH27DBVRQ1 ⁽³⁾	Push-Pull, Active-High	2.7	100
TPS3840PH30DBVRQ1 ⁽³⁾	Push-Pull, Active-High	3.0	100

(1) TPS3840DL-Q1: Open-Drain, Active-Low ($\overline{\text{RESET}}$)

(2) TPS3840PL-Q1: Push-Pull, Active-Low ($\overline{\text{RESET}}$)

(3) TPS3840PH-Q1: Push-Pull, Active-High ($\overline{\text{RESET}}$)

7 Pin Configuration and Functions



Pin Functions

PIN			I/O	DESCRIPTION
NAME	TPS3840PL-Q1, TPS3840DL-Q1	TPS3840PH-Q1		
RESET	N/A	1	O	Active-High Output Reset Signal: This pin is driven high when either the MR pin is driven to a logic low or VDD voltage falls below the negative voltage threshold (V_{IT-}). RESET remains high (asserted) for the delay time period (t_D) after both MR is floating or above V_{MR_L} and VDD voltage rise above V_{IT+} .
$\overline{\text{RESET}}$	1	N/A	O	Active-Low Output Reset Signal: This pin is driven logic low when either the MR pin is driven to a logic low or VDD voltage falls below the negative voltage threshold (V_{IT-}). $\overline{\text{RESET}}$ remains low (asserted) for the delay time period (t_D) after both MR is floating or above V_{MR_L} and VDD voltage rise above V_{IT+} .
VDD	2	2	I	Input Supply Voltage. TPS3840-Q1 monitors VDD voltage
GND	3	3	—	Ground
$\overline{\text{MR}}$ / NC	4	4	I	Manual Reset. Pull this pin to a logic low (V_{MR_L}) to assert a reset signal in the output pin. After the MR pin is left floating or pull to V_{MR_H} the output goes to the nominal state after the reset delay time(t_D) expires. MR can be left floating when not in use. NC stands for "No Connection" or floating.
CT	5	5	-	Capacitor Time Delay Pin. The CT pin offers a user-programmable delay time. Connect an external capacitor on this pin to adjust time delay. When not in use leave pin floating for the smallest fixed time delay.

8 Specifications

8.1 Absolute Maximum Ratings

over operating free-air temperature range, unless otherwise noted⁽¹⁾

		MIN	MAX	UNIT
Voltage	VDD	−0.3	12	V
	$\overline{\text{RESET}}$ (TPS3840PL)	−0.3	$V_{DD} + 0.3$	
	RESET (TPS3840PH)	−0.3	$V_{DD} + 0.3$	
	$\overline{\text{RESET}}$ (TPS3840DL)	−0.3	12	
	$\overline{\text{MR}}$ ⁽²⁾	−0.3	12	
	CT	−0.3	5.5	
Current	$\overline{\text{RESET}}$ pin and RESET pin		±70	mA
Temperature ⁽³⁾	Operating junction temperature, T_J	−40	150	°C
	Storage, T_{stg}	−65	150	

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) If the logic signal driving MR is less than V_{DD} , then additional current flows into V_{DD} and out of MR. V_{MR} should not be higher than V_{DD} .
- (3) As a result of the low dissipated power in this device, it is assumed that $T_J = T_A$.

8.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	± 2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	± 750	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

8.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_{DD}	Input supply voltage	1.5		10	V
$V_{\overline{\text{RESET}}}$, V_{RESET}	$\overline{\text{RESET}}$ pin and RESET pin voltage	0		10	V
$I_{\overline{\text{RESET}}}$, I_{RESET}	$\overline{\text{RESET}}$ pin and RESET pin current	0		±5	mA
T_J	Junction temperature (free air temperature)	−40		125	°C
V_{MR} ⁽¹⁾	Manual reset pin voltage	0		V_{DD}	V

- (1) If the logic signal driving MR is less than V_{DD} , then additional current flows into V_{DD} and out of MR. V_{MR} should not be higher than V_{DD} .

8.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS3840	UNIT
		DBV (SOT23-5)	
		5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	187.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	109.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	92.8	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	35.4	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	92.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

8.5 Electrical Characteristics

At 1.5 V ≤ V_{DD} ≤ 10 V, CT = $\overline{\text{MR}}$ = Open, $\overline{\text{RESET}}$ pull-up resistor (R_{pull-up}) = 100 kΩ to V_{DD}, output reset load (C_{LOAD}) = 10 pF and over the operating free-air temperature range – 40°C to 125°C, unless otherwise noted. Typical values are at T_J = 25°C.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
COMMON PARAMETERS						
V _{DD}	Input supply voltage		1.5		10	V
V _{IT-}	Negative-going input threshold accuracy ⁽¹⁾	-40°C to 125°C	-1.5	1	1.5	%
V _{HYS}	Hysteresis on V _{IT-} pin	V _{IT-} = 3.1 V to 4.9 V	175	200	225	mV
V _{HYS}	Hysteresis on V _{IT-} pin	V _{IT-} = 1.6 V to 3.0 V	75	100	125	mV
I _{DD}	Supply current into VDD pin	VDD = 1.5 V < V _{DD} < 10 V VDD > V _{IT+} ⁽²⁾ T _A = -40°C to 125°C		300	700	nA
V _{MR_L}	Manual reset logic low input ⁽³⁾				600	mV
V _{MR_H}	Manual reset logic high input ⁽³⁾		0.7V _{DD}			V
R _{MR}	Manual reset internal pull-up resistance			100		kΩ
R _{CT}	CT pin internal resistance		350	500	650	kΩ
TPS3840PL (Push-Pull Active-Low)						
V _{POR}	Power on Reset Voltage ⁽⁴⁾	V _{OL(max)} = 200 mV I _{OUT(Sink)} = 200 nA			300	mV
V _{OL}	Low level output voltage	1.5 V < V _{DD} < 5 V V _{DD} < V _{IT-} I _{OUT(Sink)} = 2 mA			200	mV
V _{OH}	High level output voltage	1.5 V < V _{DD} < 5 V V _{DD} > V _{IT+} ⁽²⁾ I _{OUT(Source)} = 2 mA	0.8V _{DD}			V
		5 V < V _{DD} < 10 V V _{DD} > V _{IT+} ⁽²⁾ I _{OUT(Source)} = 5 mA	0.8V _{DD}			V
TPS3840PH (Push-Pull Active-High)						
V _{POR}	Power on Reset Voltage ⁽⁴⁾	V _{OH} , I _{OUT(Source)} = 500 nA			950	mV
V _{OL}	Low level output voltage	1.5 V < V _{DD} < 5 V V _{DD} > V _{IT+} ⁽²⁾ I _{OUT(Sink)} = 2 mA			200	mV
		1.5 V < V _{DD} < 5 V V _{DD} > V _{IT+} ⁽²⁾ I _{OUT(Sink)} = 5 mA			200	mV
V _{OH}	High level output voltage	1.5 V < V _{DD} < 5 V, V _{DD} < V _{IT+} I _{OUT(Source)} = 2 mA	0.8V _{DD}			V
TPS3840DL (Open-Drain)						
V _{POR}	Power on Reset Voltage ⁽⁴⁾	V _{OL(max)} = 0.2 V I _{OUT (Sink)} = 5.6 μA			950	mV
V _{OL}	Low level output voltage	1.5 V < V _{DD} < 5 V V _{DD} < V _{IT-} I _{OUT(Sink)} = 2 mA			200	mV
I _{lkg(OD)}	Open-Drain output leakage current	RESET pin in High Impedance, V _{DD} = V _{RESET} = 5.5 V V _{IT+} < V _{DD}			90	nA

(1) V_{IT-} threshold voltage range from 1.6 V to 4.9 V in 100 mV steps, for released versions see Device Voltage Thresholds table.

(2) V_{IT+} = V_{HYS} + V_{IT-}.

(3) If the logic signal driving $\overline{\text{MR}}$ is less than V_{DD}, then additional current flows into V_{DD} and out of $\overline{\text{MR}}$.


(4) V_{POR} is the minimum V_{DD} voltage level for a controlled output state. V_{DD} slew rate ≤ 100mV/μs.

8.6 Timing Requirements

At $1.5\text{ V} \leq V_{DD} \leq 10\text{ V}$, $CT = \overline{MR} = \text{Open}$, $\overline{RESET}$ pull-up resistor ($R_{pull-up}$) = 100 k Ω to V_{DD} , output reset load (C_{LOAD}) = 10 pF and over the operating free-air temperature range – 40°C to 125°C, V_{DD} slew rate < 100mV / μ s, unless otherwise noted. Typical values are at $T_J = 25^\circ\text{C}$.


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{STRT}	Startup Delay ⁽¹⁾	CT pin open	100	220	350	μs
t _{P_HL}	Propagation detect delay for VDD falling below V _{IT-}	V _{DD} = V _{IT+} to (V _{IT-}) - 10% ⁽²⁾		15	30	μs
t _D	Reset time delay	CT pin = open			50	μs
		CT pin = 10 nF		6.2		ms
		CT pin = 1 μF		619		ms
t _{GI_VIT-}	Glitch immunity V _{IT-}	5% V _{IT-} overdrive ⁽³⁾		10		μs
t _{MR_PW}	$\overline{\text{MR}}$ pin pulse duration to initiate reset			300		ns
t _{MR_RES}	Propagation delay from $\overline{\text{MR}}$ low to reset	V _{DD} = 4.5 V, $\overline{\text{MR}} < V_{\overline{\text{MR_L}}}$		700		ns
t _{MR_ID}	Delay from release $\overline{\text{MR}}$ to deassert reset	V _{DD} = 4.5 V, $\overline{\text{MR}} = V_{\overline{\text{MR_L}}}$ to V _{$\overline{\text{MR_H}}$}		t _D		ms

- (1) When V_{DD} starts from less than the specified minimum V_{DD} and then exceeds V_{IT+} , reset is release after the startup delay (t_{STRT}), a capacitor at CT pin will add t_D delay to t_{STRT} time
- (2) t_{P_HL} measured from threshold trip point (V_{IT-}) to V_{OL} for active low variants and V_{OH} for active high variants.
- (3) Overdrive % = $[(V_{DD}/V_{IT-}) - 1] \times 100\%$




- (1) t_D (no cap) is included in t_{STRT} time delay. If t_D delay is programmed by an external capacitor connected to CT pin then t_D programmed time will be added to the startup time, V_{DD} slew rate = 100 mV / μ s.
- (2) Open-Drain timing diagram assumes pull-up resistor is connected to $\overline{RESET}$

Figure 3. Timing Diagram TPS3840DL-Q1 (Open-Drain Active-Low)



- (3) t_D (no cap) is included in t_{STRT} time delay. If t_D delay is programmed by an external capacitor connected to CT pin, then t_D programmed time will be added to the startup time. VDD slew rate = 100 mV / μ s.

图 4. Timing Diagram TPS3840PL-Q1 (Push-Pull Active-Low)



- (4) t_D (no cap) is included in t_{STRT} time delay. If t_D delay is programmed by an external capacitor connected to CT pin, then t_D programmed time will be added to the total startup time. VDD slew rate = 100 mV / μ s.

图 5. Timing Diagram TPS3840PH-Q1 (Push-Pull Active-High)

8.7 Typical Characteristics

Typical characteristics show the typical performance of the TPS3840-Q1 device. Test conditions are $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{ V}$, $R_{\text{pull-up}} = 100\text{ k}\Omega$, $C_{\text{Load}} = 50\text{ pF}$, unless otherwise noted.




FIG 6. Supply Current vs Supply Voltage for TPS3840DL49-Q1




FIG 7. Supply Current vs Supply Voltage for TPS3840PL49-Q1




FIG 8. Supply Current vs Supply Voltage for TPS3840PH49-Q1




FIG 9. Negative-going Input Threshold Accuracy over Temperature for TPS3840DL-Q1




FIG 10. Negative-going Input Threshold Accuracy over Temperature for TPS3840PL-Q1




FIG 11. Negative-going Input Threshold Accuracy over Temperature for TPS3840PH-Q1

Typical Characteristics (continued)

Typical characteristics show the typical performance of the TPS3840-Q1 device. Test conditions are $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{ V}$, $R_{\text{pull-up}} = 100\text{ k}\Omega$, $C_{\text{Load}} = 50\text{ pF}$, unless otherwise noted.




FIG 12. Input Threshold V_{IT} . Hysteresis Accuracy for TPS3840DL-Q1




FIG 13. Input Threshold V_{IT} . Hysteresis Accuracy for TPS3840PL-Q1




FIG 14. Input Threshold V_{IT} . Hysteresis Accuracy for TPS3840PH-Q1




FIG 15. Output Voltage vs Input Voltage for TPS3840DL49-Q1




FIG 16. Output Voltage vs Input Voltage for TPS3840PL49-Q1




FIG 17. Output Voltage vs Input Voltage for TPS3840PH49-Q1

Typical Characteristics (continued)

Typical characteristics show the typical performance of the TPS3840-Q1 device. Test conditions are $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{ V}$, $R_{\text{pull-up}} = 100\text{ k}\Omega$, $C_{\text{Load}} = 50\text{ pF}$, unless otherwise noted.




FIG 18. Low Level Output Voltage vs I_{RESET} for TPS3840DL49-Q1




FIG 19. Low Level Output Voltage vs V_{DD} for TPS3840DL49-Q1




FIG 20. Low Level Output Voltage vs I_{RESET} for TPS3840PL49-Q1




FIG 21. Low Level Output Voltage vs V_{DD} for TPS3840PL49-Q1




FIG 22. Low Level Output Voltage vs I_{RESET} for TPS3840PH49-Q1




FIG 23. Low Level Output Voltage vs V_{DD} for TPS3840PH49-Q1

Typical Characteristics (continued)

Typical characteristics show the typical performance of the TPS3840-Q1 device. Test conditions are $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{ V}$, $R_{\text{pull-up}} = 100\text{ k}\Omega$, $C_{\text{Load}} = 50\text{ pF}$, unless otherwise noted.




FIG 24. High Level Output Voltage vs I_{RESET} for TPS3840PL49-Q1




FIG 25. High Level Output Voltage over Temperature for TPS3840PL49-Q1




FIG 26. High Level Output Voltage vs I_{RESET} for TPS3840PH49-Q1




FIG 27. High Level Output Voltage Over Temperature for TPS3840PH49-Q1




FIG 28. Manual Reset Logic Low Voltage Threshold Over Temperature for TPS3840DL-Q1




FIG 29. Manual Reset Logic Low Voltage Threshold Over Temperature for TPS3840PL-Q1

Typical Characteristics (continued)

Typical characteristics show the typical performance of the TPS3840-Q1 device. Test conditions are $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{ V}$, $R_{\text{pull-up}} = 100\text{ k}\Omega$, $C_{\text{Load}} = 50\text{ pF}$, unless otherwise noted.




FIG 30. Manual Reset Logic Low Voltage Threshold Over Temperature for TPS3840PH-Q1




FIG 31. Manual Reset Logic High Voltage Threshold Over Temperature for TPS3840DL-Q1




FIG 32. Manual Reset Logic High Voltage Threshold Over Temperature for TPS3840PL-Q1




FIG 33. Manual Reset Logic High Voltage Threshold Over Temperature for TPS3840PH-Q1




FIG 34. Glitch Immunity on V_{IT} vs Overdrive (Data Taken with TPS3840PL28-Q1)




FIG 35. CT Pin Internal Resistance Over Temperature

Typical Characteristics (continued)

Typical characteristics show the typical performance of the TPS3840-Q1 device. Test conditions are $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{ V}$, $R_{\text{pull-up}} = 100\text{ k}\Omega$, $C_{\text{Load}} = 50\text{ pF}$, unless otherwise noted.




FIG 36. Startup Delay Over Temperature




FIG 37. Reset Time Delay with No Capacitor Over Temperature




FIG 38. Reset Time Delay vs Capacitor Value (Data Taken with TPS3840PL16-Q1)




FIG 39. Reset Time Delay vs Small Capacitor Values (Data Taken with TPS3840PL16-Q1)




FIG 40. Reset Time Delay vs Large Capacitor Values (Data Taken with TPS3840PL16-Q1)






FIG 41. Propagation Detect Time Delay for V_{DD} Falling Below V_{IT} (High-to-Low) Over Temperature

Typical Characteristics (continued)

Typical characteristics show the typical performance of the TPS3840-Q1 device. Test conditions are $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{ V}$, $R_{\text{pull-up}} = 100\text{ k}\Omega$, $C_{\text{Load}} = 50\text{ pF}$, unless otherwise noted.



✕ 42. Propagation Time Delay from $\overline{\text{MR}}$ Asserted to Reset Over Temperature



✕ 43. Propagation Time Delay from $\overline{\text{MR}}$ Release to Deasserted Reset Over Temperature


9 Detailed Description

9.1 Overview

The TPS3840-Q1 is a family of wide VDD and nano-quiescent current voltage detectors with fixed threshold voltage. TPS3840-Q1 features include programmable reset time delay using external capacitor, active-low manual reset, 1% typical monitor threshold accuracy with hysteresis and glitch immunity.

Fixed negative threshold voltages (V_{IT-}) can be factory set from 1.6 V to 4.9 V (see 表 3 for available options). TPS3840-Q1 is available in SOT-23 5 pin industry standard package.

9.2 Functional Block Diagram



Copyright © 2019, Texas Instruments Incorporated

9.3 Feature Description

9.3.1 Input Voltage (VDD)

VDD pin is monitored by the internal comparator to indicate when VDD falls below the fixed threshold voltage. VDD also functions as the supply for the internal bandgap, internal regulator, state machine, buffers and other control logic blocks. Good design practice involve placing a 0.1 uF to 1 uF bypass capacitor at VDD input for noisy applications to ensure enough charge is available for the device to power up correctly.

Feature Description (continued)

9.3.1.1 VDD Hysteresis

The internal comparator has built-in hysteresis to avoid erroneous output reset release. If the voltage at the VDD pin falls below V_{IT-} , the output reset is asserted. When the voltage at the VDD pin goes above V_{IT-} plus hysteresis (V_{HYS}) the output reset is deasserted after t_D delay.




图 44. Hysteresis Diagram

9.3.1.2 VDD Transient Immunity

The TPS3840-Q1 is immune to quick voltage transients or excursion on VDD. Sensitivity to transients depends on both pulse duration and overdrive. Overdrive is defined by how much VDD deviates from the specified threshold. Threshold overdrive is calculated as a percent of the threshold in question, as shown in 式 1.

$$\text{Overdrive} = | (V_{DD} / V_{IT-} - 1) \times 100\% | \quad (1)$$




图 45. Overdrive vs Pulse Duration

9.3.2 User-Programmable Reset Time Delay

The reset time delay can be set to a minimum value of 50 μs by leaving the CT pin floating, or a maximum value of approximately 6.2 seconds by connecting 10 μF delay capacitor. The reset time delay (t_D) can be programmed by connecting a capacitor no larger than 10 μF between CT pin and GND.

The relationship between external capacitor (C_{CT_EXT}) in F at CT pin and the time delay (t_D) in seconds is given by 式 2.

$$t_D = -\ln(0.29) \times R_{CT} \times C_{CT_EXT} + t_D(\text{no cap}) \quad (2)$$

式 2 is simplified to 式 3 by plugging R_{CT} and $t_{D(\text{no cap})}$ given in [Electrical Characteristics](#) section:

$$t_D = 618937 \times C_{CT_EXT} + 50 \mu\text{s} \quad (3)$$

式 4 solves for external capacitor value (C_{CT_EXT}) in units of F where t_D is in units of seconds

$$C_{CT_EXT} = (t_D - 50 \mu\text{s}) \div 618937 \quad (4)$$

The reset delay varies according to three variables: the external capacitor variance (C_{CT}), CT pin internal resistance (R_{CT}) provided in the Electrical Characteristics table, and a constant. The minimum and maximum variance due to the constant is shown in [Equation 5](#) and [Equation 6](#).

$$s \ t_D(\text{minimum}) = -\ln(0.36) \times R_{CT(\text{min})} \times C_{CT(\text{min})} + t_D(\text{no cap, min}) \quad (5)$$

$$t_D(\text{maximum}) = -\ln(0.26) \times R_{CT(\text{max})} \times C_{CT(\text{max})} + t_D(\text{no cap, max}) \quad (6)$$

Feature Description (continued)

The recommended maximum delay capacitor for the TPS3840 is limited to 10 μF as this ensures there is enough time for the capacitor to fully discharge when the reset condition occurs. When a voltage fault occurs, the previously charged up capacitor discharges, and if the monitored voltage returns from the fault condition before the delay capacitor discharges completely, the delay capacitor will begin charging from a voltage above zero and the reset delay will be shorter than expected. Larger delay capacitors can be used so long as the capacitor has enough time to fully discharge during the duration of the voltage fault.

9.3.3 Manual Reset ($\overline{\text{MR}}$) Input

The manual reset ($\overline{\text{MR}}$) input allows a processor GPIO or other logic circuits to initiate a reset. A logic low on $\overline{\text{MR}}$ with pulse duration longer than $t_{\overline{\text{MR_RES}}}$ will causes reset output to assert. After $\overline{\text{MR}}$ returns to a logic high ($V_{\overline{\text{MR_H}}}$) and VDD is above $V_{\text{IT+}}$, reset is deasserted after the user programmed reset time delay (t_{D}) expires.

If $\overline{\text{MR}}$ is not controlled externally, then $\overline{\text{MR}}$ can be left disconnected. If the logic signal controlling $\overline{\text{MR}}$ is less than VDD, then additional current flows from VDD into $\overline{\text{MR}}$ internally. For minimum current consumption, drive $\overline{\text{MR}}$ to either VDD or GND. $V_{\overline{\text{MR}}}$ must not be higher than VDD voltage.




图 46. Timing Diagram $\overline{\text{MR}}$ and $\overline{\text{RESET}}$ (TPS3840DL-Q1)

9.3.4 Output Logic

9.3.4.1 $\overline{\text{RESET}}$ Output, Active-Low

$\overline{\text{RESET}}$ (Active-Low) applies to TPS3840DL-Q1 (Open-Drain) and TPS3840PL-Q1 (Push-Pull) hence the "L" in the device name. $\overline{\text{RESET}}$ remains high (deasserted) as long as VDD is above the negative threshold ($V_{\text{IT-}}$) and the $\overline{\text{MR}}$ pin is floating or above $V_{\overline{\text{MR_H}}}$. If VDD falls below the negative threshold ($V_{\text{IT-}}$) or if $\overline{\text{MR}}$ is driven low, then $\overline{\text{RESET}}$ is asserted.

When $\overline{\text{MR}}$ is again logic high or floating and VDD rise above $V_{\text{IT+}}$, the delay circuit will hold $\overline{\text{RESET}}$ low for the specified reset time delay (t_{D}). When the reset time delay has elapsed, the $\overline{\text{RESET}}$ pin goes back to logic high voltage (V_{OH}).

The TPS3840DL-Q1 (Open-Drain) version, denoted with "D" in the device name, requires a pull-up resistor to hold $\overline{\text{RESET}}$ pin high. Connect the pull-up resistor to the desired pull-up voltage source and $\overline{\text{RESET}}$ can be pulled up to any voltage up to 10 V independent of the VDD voltage. To ensure proper voltage levels, give some consideration when choosing the pull-up resistor values. The pull-up resistor value determines the actual V_{OL} , the output capacitive loading, and the output leakage current ($I_{\text{LKG(OD)}}$).

The Push-Pull variants (TPS3840PL and TPS3840PH), denoted with "P" in the device name, does not require a pull-up resistor.

Feature Description (continued)

9.3.4.2 RESET Output, Active-High

RESET (active-high), denoted with no bar above the pin label, applies only to TPS3840PH-Q1 push-pull active-high version. RESET remains low (deasserted) as long as VDD is above the threshold (V_{IT-}) and the manual reset signal (MR) is logic high or floating. If VDD falls below the negative threshold (V_{IT-}) or if MR is driven low, then RESET is asserted driving the RESET pin to high voltage (V_{OH}).

When $\overline{MR}$ is again logic high and VDD is above V_{IT+} the delay circuit will hold RESET high for the specified reset time delay (t_D). When the reset time delay has elapsed, the RESET pin goes back to low voltage (V_{OL}).

9.4 Device Functional Modes

表 1 summarizes the various functional modes of the device. Logic high is represented by "H" and logic low is represented by "L".

表 1. Truth Table

VDD	$\overline{MR}$	RESET	$\overline{RESET}$
$V_{DD} < V_{POR}$	Ignored	Undefined	Undefined
$V_{POR} < V_{DD} < V_{IT-}$ ⁽¹⁾	Ignored	H	L
$V_{DD} \geq V_{IT-}$	L	H	L
$V_{DD} \geq V_{IT-}$	H	L	H
$V_{DD} \geq V_{IT-}$	Floating	L	H

(1) When V_{DD} falls below $V_{DD(MIN)}$, undervoltage-lockout (UVLO) takes effect and output reset is held asserted until V_{DD} falls below V_{POR} .

9.4.1 Normal Operation ($V_{DD} > V_{DD(min)}$)

When VDD is greater than $V_{DD(min)}$, the reset signal is determined by the voltage on the VDD pin with respect to the trip point (V_{IT-}) and the logic state of MR.

- $\overline{MR}$ high: the reset signal corresponds to VDD with respect to the threshold voltage.
- $\overline{MR}$ low: in this mode, the reset is asserted regardless of the threshold voltage.

9.4.2 VDD Between VPOR and $V_{DD(min)}$

When the voltage on VDD is less than the $V_{DD(min)}$ voltage, and greater than the power-on-reset voltage (V_{POR}), the reset signal is asserted.

9.4.3 Below Power-On-Reset ($V_{DD} < V_{POR}$)

When the voltage on VDD is lower than V_{POR} , the device does not have enough bias voltage to internally pull the asserted output low or high and reset voltage level is undefined.

10 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


10.1 Application Information

The following sections describe in detail how to properly use this device, depending on the requirements of the final application.

10.2 Typical Application

10.2.1 Design 1: Dual Rail Monitoring with Power-Up Sequencing

A typical application for the TPS3840-Q1 is voltage rail monitoring and power-up sequencing as shown in 47. The TPS3840-Q1 can be used to monitor any rail above 1.6 V. In this design application, two TPS3840-Q1 devices monitor two separate voltage rails and sequences the rails upon power-up. The TPS3840PL30-Q1 is used to monitor the 3.3-V main power rail and the TPS3840DL16-Q1 is used to monitor the 1.8-V rail provided by the LDO for other system peripherals. The RESET output of the TPS3840PL30-Q1 is connected to the ENABLE input of the LDO. A reset event is initiated on either voltage supervisor when the VDD voltage is less than V_{IT} or when MR is driven low by an external source.



47. TPS3840-Q1 Voltage Rail Monitor and Power-Up Sequencer Design Block Diagram

10.2.1.1 Design Requirements

This design requires voltage supervision on two separate rails: 3.3-V and 1.8-V rails. The voltage rail needs to sequence upon power up with the 3.3-V rail coming up first followed by the 1.8-V rail at least 25 ms after.

PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT
Two Rail Voltage Supervision	Monitor 3.3-V and 1.8-V rails	Two TPS3840-Q1 devices provide voltage monitoring with 1% accuracy with device options available in 0.1 V variations
Voltage Rail Sequencing	Power up the 3.3-V rail first followed by 1.8-V rail 25 ms after	The CT capacitor on TPS38240PL28 is set to 0.047 µF for a reset time delay of 29 ms typical
Output logic voltage	3.3-V Open-Drain	3.3-V Open-Drain
Maximum device current consumption	1 µA	Each TPS3840-Q1 requires 350 nA typical

10.2.1.2 Detailed Design Procedure

The primary constraint for this application is choosing the correct device to monitor the supply voltage of the microprocessor. The TPS3840-Q1 can monitor any voltage between 1.6 V and 10 V and is available in 0.1 V increments. Depending on how far away from the nominal voltage rail the user wants the voltage supervisor to trigger determines the correct voltage supervisor variant to choose. In this example, the first TPS3840-Q1 triggers when the 3.3-V rail falls to 3.0 V. The second TPS3840-Q1 triggers a reset when the 1.8-V rail falls to 1.6 V. The secondary constraint for this application is the reset time delay that must be at least 25 ms to allow the microprocessor, and all other devices using the 3.3-V rail, enough time to startup correctly before the 1.8-V rail is enabled via the LDO. Because a minimum time is required, the user must account for capacitor tolerance. For applications with ambient temperatures ranging from -40°C to $+125^{\circ}\text{C}$, C_{CT} can be calculated using R_{CT} and solving for C_{CT} in 式 2. Solving 式 2 for 25 ms gives a minimum capacitor value of $0.04\text{ }\mu\text{F}$ which is rounded up to a standard value $0.047\text{ }\mu\text{F}$ to account for capacitor tolerance.

A $1\text{-}\mu\text{F}$ decoupling capacitor is connected to the VDD pin as a good analog design practice. The pull-up resistor is only required for the Open-Drain device variants and is calculated to maintain the RESET current within the $\pm 5\text{ mA}$ limit found in the [Recommended Operating Conditions](#): $R_{\text{Pull-up}} = V_{\text{Pull-up}} \div 5\text{ mA}$. For this design, a standard $10\text{-k}\Omega$ pull-up resistor is selected to minimize current draw when RESET is asserted. Keep in mind the lower the pull-up resistor, the higher V_{OL} . The MR pin can be connected to an external signal if desired or left floating if not used due to the internal pull-up resistor to VDD.

10.2.1.3 Application Curves




图 48. Startup Sequence Highlighting the Delay Between 3.3V and 1.8V Rails

10.2.2 Design 2: Automotive Off-Battery Monitoring

The initial power stage in automotive applications starts with the 12 V battery. Variation of the battery voltage is common between 9 V and 16 V. Furthermore, If cold-cranking and load dump conditions are considered, voltage transients can occur as low as 3 V and as high as 42V. In this design example, we are highlighting the ability for low power , direct off-battery voltage supervision. [Figure 49](#) illustrates an example of how the TPS3840-Q1 is monitoring the battery voltage while being powered by it as well. For more information, read this [application report](#) on how to achieve nano-amp I_Q voltage supervision in automotive, wide-vin applications.




Figure 49. Fast Start Undervoltage Supervisor with Level-Shifted Input

10.2.2.1 Design Requirements

This design requires voltage supervision on a 12-V power supply voltage rail with possibility of the 12-V rail rising up as high as 42 V. The undervoltage fault occurs when the power supply voltage drops below 7.7 V.

PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT
Power Rail Voltage Supervision	Monitor 12-V power supply for undervoltage condition, trigger a undervoltage fault at 7.7 V.	TPS3840-Q1 provides voltage monitoring with 1% accuracy with device options available in 0.1 V variations. Resistor dividers are calculated based on device variant and desired threshold voltage.
Maximum Input Power	Operate with power supply input up to 42 V.	The TPS3840-Q1 limits VDD to 10 V but can monitor voltages higher than the maximum VDD voltage with the use of an external resistor divider.
Output logic voltage	Open-Drain Output Topology	Due to large variance in battery voltage, an open-drain output is recommended to provide the correct reset signal.
Maximum system current consumption	35 uA when power supply is at 12 V typical	TPS3840-Q1 requires 350 nA (typical) and the external resistor divider will also consume current. There is a tradeoff between current consumption and voltage monitor accuracy but generally set the resistor divider to consume 100 times current into VDD.
Voltage Monitor Accuracy	Typical voltage monitor accuracy of 2.5%.	The TPS3840-Q1 has 1% typical voltage monitor accuracy. By decreasing the ratio of resistor values, the resistor divider will consume more current but the accuracy will increase. The resistor tolerance also needs to be accounted for.
Delay when returning from fault condition	RESET delay of at least 200 ms when returning from a undervoltage fault.	$C_{CT} = 0.33 \mu F$ sets 204 ms delay

10.2.2.2 Detailed Design Procedure

The primary constraint for this application is monitoring a 12-V rail while preventing the VDD pin on TPS3840-Q1 from exceeding the recommended maximum of 10 V. This is accomplished by sizing the resistor divider so that when the 12-V rail drops to 7.7 V, the VDD pin for TPS3840-Q1 will be at 1.6 V which is the V_{IT-} threshold for triggering a undervoltage condition for TPS3840DL16-Q1 as shown in 式 7. Reasonably sized resistors were selected for the voltage divider. While selecting lower resistor values may increase current, this allows for additional accuracy from the resistor divider.

$$V_{\text{rail_trigger}} = V_{IT-} \times (R_2 \div (R_1 + R_2)) \quad (7)$$

where $V_{\text{rail_trigger}}$ is the trigger voltage of the rail being monitored, V_{IT-} is the falling threshold on the VDD pin of TPS3840, and R_1 and R_2 are the top and bottom resistors of the external resistor divider. V_{IT-} is fixed per device variant and is 1.6 V for TPS3840DL16-Q1. Substituting in the values from 图 49, the undervoltage trigger threshold for the rail is set to 7.7 V. Given that $R_1 = 100 \text{ k}\Omega$, $R_2 = 26.2 \text{ k}\Omega$.



Because the undervoltage trigger of 10 V on the rail corresponds to 1.6 V undervoltage threshold trigger of the TPS3840-Q1 device, there is room for the rail to rise up while maintaining less than 10 V on the VDD pin of the TPS3840-Q1. 式 8 shows the maximum rail voltage that still meets the 10 V maximum at the VDD pin for TPS3840-Q1.

$$V_{\text{rail_max}} = 10 \text{ V} \times (26.2 \text{ k}\Omega \div (100 \text{ k}\Omega + 26.2 \text{ k}\Omega)) = 48.168 \text{ V} \quad (8)$$

This means the monitored voltage rail can go as high as 48.168 V and not violate the recommended maximum for the VDD pin on TPS3840-Q1. This is useful when monitoring a voltage rail that has a wide range that may go much higher than the nominal rail voltage such as in this case. Notice that the resistor values chosen are less than 100k Ω to preserve the accuracy set by the internal resistor divider. Good design practice recommends using a 0.1- μF capacitor on the VDD pin and this capacitance may need to increase when using an external resistor divider.


10.2.2.3 Application Curves: TPS3840EVM

These application curves are taken with the [TPS3840EVM](#) using the TPS3840-Q1. Please see the [TPS3840EVM User Guide](#) for more information. The scope of the test below was to ensure that normal operation was maintained under typical cold crank and load dump conditions. This was verified by observing the input changing to its minimum and maximum value and the output remained both defined and accurate.



50. TPS3840-Q1 Warm-Start Test Pulse

51. TPS3840-Q1 Cold-Start Test Pulse



52. TPS3840-Q1 Cold Crank Test Pulse

53. TPS3840-Q1 Load Dump Test Pulse

11 Power Supply Recommendations

These devices are designed to operate from an input supply with a voltage range between 1.5 V and 10 V. TI recommends an input supply capacitor between the VDD pin and GND pin. This device has a 12-V absolute maximum rating on the VDD pin. If the voltage supply providing power to VDD is susceptible to any large voltage transient that can exceed 12 V, additional precautions must be taken.

12 Layout


12.1 Layout Guidelines

Make sure that the connection to the VDD pin is low impedance. Good analog design practice recommends placing a minimum 0.1- μ F ceramic capacitor as near as possible to the VDD pin. If a capacitor is not connected to the CT pin, then minimize parasitic capacitance on this pin so the rest time delay is not adversely affected.

- Make sure that the connection to the VDD pin is low impedance. Good analog design practice is to place a >0.1- μ F ceramic capacitor as near as possible to the VDD pin.
- If a C_{CT} capacitor is used, place these components as close as possible to the CT pin. If the CT pin is left unconnected, make sure to minimize the amount of parasitic capacitance on the pin to <5 pF.
- Place the pull-up resistors on $\overline{\text{RESET}}$ pin as close to the pin as possible.

12.2 Layout Example

The layout example in shows how the TPS3840-Q1 is laid out on a printed circuit board (PCB) with a user-defined delay.



✎ 54. TPS3840-Q1 Recommended Layout

13 デバイスおよびドキュメントのサポート

13.1 デバイスの項目表記

デバイスの型番から機能を解読する方法を、表 2 に示します。

表 2. デバイスの命名規則

説明	項目表記	値
エンジニアリング・プロトタイプ・プレリリース・サンプル	P	エンジニアリング・プロトタイプ・サンプル
型番	TPS3840	TPS3840-Q1
バリエーション・コード (出力ポロジ)	DL	オープン・ドレイン、アクティブ LOW
	PH	プッシュプル、アクティブ HIGH
	PL	プッシュプル、アクティブ LOW
検出電圧オプション	## (2 文字)	例:16 は 1.6V のスレッショルドを表します。
パッケージ	DBV	SOT23-5
リール	R	大型リール
車載用接尾辞	Q1	デバイスが AEC-Q100 規格に準拠していることを示します。

表 3 に、TPS3840-Q1 の提供中のバリエーションを示します。下記以外のオプションの詳細と入手可能性については、テキサス・インスツルメンツにお問い合わせください。最小注文数量があります。

表 3. デバイスのスレッショルド

製品名			電圧スレッショルド (V_{IT-})	ヒステリシス (V_{HYST})
オープン・ドレイン、アクティブ LOW	プッシュプル、アクティブ LOW	プッシュプル、アクティブ HIGH	標準値 (V)	標準値 (V)
TPS3840DL16-Q1	TPS3840PL16-Q1	TPS3840PH16-Q1	1.6	0.100
TPS3840DL17-Q1	TPS3840PL17-Q1	TPS3840PH17-Q1	1.7	0.100
TPS3840DL18-Q1	TPS3840PL18-Q1	TPS3840PH18-Q1	1.8	0.100
TPS3840DL19-Q1	TPS3840PL19-Q1	TPS3840PH19-Q1	1.9	0.100
TPS3840DL20-Q1	TPS3840PL20-Q1	TPS3840PH20-Q1	2.0	0.100
TPS3840DL21-Q1	TPS3840PL21-Q1	TPS3840PH21-Q1	2.1	0.100
TPS3840DL22-Q1	TPS3840PL22-Q1	TPS3840PH22-Q1	2.2	0.100
TPS3840DL23-Q1	TPS3840PL23-Q1	TPS3840PH23-Q1	2.3	0.100
TPS3840DL24-Q1	TPS3840PL24-Q1	TPS3840PH24-Q1	2.4	0.100
TPS3840DL25-Q1	TPS3840PL25-Q1	TPS3840PH25-Q1	2.5	0.100
TPS3840DL26-Q1	TPS3840PL26-Q1	TPS3840PH26-Q1	2.6	0.100
TPS3840DL27-Q1	TPS3840PL27-Q1	TPS3840PH27-Q1	2.7	0.100
TPS3840DL28-Q1	TPS3840PL28-Q1	TPS3840PH28-Q1	2.8	0.100
TPS3840DL29-Q1	TPS3840PL29-Q1	TPS3840PH29-Q1	2.9	0.100
TPS3840DL30-Q1	TPS3840PL30-Q1	TPS3840PH30-Q1	3.0	0.100
TPS3840DL31-Q1	TPS3840PL31-Q1	TPS3840PH31-Q1	3.1	0.200
TPS3840DL32-Q1	TPS3840PL32-Q1	TPS3840PH32-Q1	3.2	0.200
TPS3840DL33-Q1	TPS3840PL33-Q1	TPS3840PH33-Q1	3.3	0.200
TPS3840DL34-Q1	TPS3840PL34-Q1	TPS3840PH34-Q1	3.4	0.200
TPS3840DL35-Q1	TPS3840PL35-Q1	TPS3840PH35-Q1	3.5	0.200
TPS3840DL36-Q1	TPS3840PL36-Q1	TPS3840PH36-Q1	3.6	0.200
TPS3840DL37-Q1	TPS3840PL37-Q1	TPS3840PH37-Q1	3.7	0.200
TPS3840DL38-Q1	TPS3840PL38-Q1	TPS3840PH38-Q1	3.8	0.200
TPS3840DL39-Q1	TPS3840PL39-Q1	TPS3840PH39-Q1	3.9	0.200

表 3. デバイスのスレッショルド (continued)

製品名			電圧スレッショルド (V_{IT-})	ヒステリシス (V_{HYST})
オープン・ドレイン、アクティブ LOW	プッシュプル、アクティブ LOW	プッシュプル、アクティブ HIGH	標準値 (V)	標準値 (V)
TPS3840DL40-Q1	TPS3840PL40-Q1	TPS3840PH40-Q1	4.0	0.200
TPS3840DL41-Q1	TPS3840PL41-Q1	TPS3840PH41-Q1	4.1	0.200
TPS3840DL42-Q1	TPS3840PL42-Q1	TPS3840PH42-Q1	4.2	0.200
TPS3840DL43-Q1	TPS3840PL43-Q1	TPS3840PH43-Q1	4.3	0.200
TPS3840DL44-Q1	TPS3840PL44-Q1	TPS3840PH44-Q1	4.4	0.200
TPS3840DL45-Q1	TPS3840PL45-Q1	TPS3840PH45-Q1	4.5	0.200
TPS3840DL46-Q1	TPS3840PL46-Q1	TPS3840PH46-Q1	4.6	0.200
TPS3840DL47-Q1	TPS3840PL47-Q1	TPS3840PH47-Q1	4.7	0.200
TPS3840DL48-Q1	TPS3840PL48-Q1	TPS3840PH48-Q1	4.8	0.200
TPS3840DL49-Q1	TPS3840PL49-Q1	TPS3840PH49-Q1	4.9	0.200

13.2 コミュニティ・リソース

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

13.3 商標

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

13.4 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

13.5 Glossary

[SLYZ022](#) — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3840DL16DBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	DQ16	Samples
TPS3840DL18DBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	DQ18	Samples
TPS3840DL20DBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	DQ20	Samples
TPS3840DL25DBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	DQ25	Samples
TPS3840DL28DBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	DQ28	Samples
TPS3840DL29DBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	DQ29	Samples
TPS3840DL30DBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	DQ30	Samples
TPS3840DL31DBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	DQ31	Samples
TPS3840DL32DBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	DQ32	Samples
TPS3840DL37DBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	DQ37	Samples
TPS3840DL40DBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	DQ40	Samples
TPS3840DL41DBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	DQ41	Samples
TPS3840DL42DBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	DQ42	Samples
TPS3840DL44DBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	DQ44	Samples
TPS3840DL45DBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	DQ45	Samples
TPS3840DL46DBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	DQ46	Samples
TPS3840DL47DBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	DQ47	Samples
TPS3840PH27DBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	QH27	Samples
TPS3840PH30DBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	QH30	Samples
TPS3840PL16DBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	QL16	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3840PL25DBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	QL25	Samples
TPS3840PL28DBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	QL28	Samples
TPS3840PL29DBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	QL29	Samples
TPS3840PL30DBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	QL30	Samples
TPS3840PL31DBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	QL31	Samples
TPS3840PL40DBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	QL40	Samples
TPS3840PL43DBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	QL43	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS3840-Q1 :

- Catalog : [TPS3840](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3840DL16DBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL18DBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL20DBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL25DBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL28DBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL29DBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL30DBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL31DBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL32DBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL37DBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL40DBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL41DBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL42DBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL44DBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL45DBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL46DBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3840DL47DBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PH27DBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PH30DBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL16DBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL25DBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL28DBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL29DBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL30DBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL31DBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL40DBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL43DBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3840DL16DBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL18DBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL20DBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL25DBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL28DBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL29DBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL30DBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL31DBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL32DBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL37DBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL40DBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL41DBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL42DBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL44DBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL45DBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL46DBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL47DBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PH27DBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3840PH30DBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL16DBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL25DBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL28DBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL29DBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL30DBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL31DBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL40DBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL43DBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0

EXAMPLE BOARD LAYOUT


DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214839/J 02/2024

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214839/J 02/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated