









TPS54418A

JAJSF95B - AUGUST 2013 - REVISED APRIL 2018

TPS54418A 2.95V~6V入力、4A同期整流降圧SWIFT™コンバータ


1 特長

- 2個の30mΩ (標準値) MOSFETにより4Aの負荷で 高効率を実現
- スイッチング周波数: 200kHz~2MHz
- 温度範囲内での基準電圧: 0.8V ±1%
- 外部クロックに同期
- 調整可能なスロー・スタートとシーケンシング
- UVおよびOVのパワー・グッド出力
- 動作時およびシャットダウン時の低い静止電流
- プリバイアス出力への安全なスタートアップ
- サイクル単位の電流制限、過熱保護、周波数 フォールドバック保護機能
- 動作時の接合部温度範囲: -40℃~+150℃
- 熱的に強化された3mm×3mmの16ピンWQFNパッケージ

2 アプリケーション

- 低電圧、高密度の電源システム
- 高性能DSP、FPGA、ASIC、マイクロプロセッサ のポイント・オブ・ロード・レギュレーション
- ブロードバンド、ネットワーク、光通信インフラ

概略回路図



Copyright © 2016, Texas Instruments Incorporated

3 概要

TPS54418Aデバイスは完全な機能を持つ6V、4Aの同期整流降圧型、電流モード・コンバータで、2個のMOSFETが内蔵されています。

TPS54418AデバイスはMOSFETを内蔵しているため小型の設計が可能になり、電流モード制御の実装により外付け部品数が減少し、最高2MHzのスイッチング周波数によりインダクタのサイズを小さくでき、小型(3mm×3mm)の熱的に強化されたWQFNパッケージによりデバイスの占有面積を最小化できます。

TPS54418Aデバイスは、温度範囲全体で±1%の正確な基準電圧(V_{REF})により、各種の負荷について正確なレギュレーションを行います。

内蔵の30mΩ MOSFETと標準値350μAの消費電流により、効率が最大化されます。イネーブル・ピンを使用してシャットダウン・モードに移行でき、シャットダウン時の消費電流は2μAに低下します。

低電圧誤動作防止は内部で2.6Vに設定されていますが、イネーブル・ピンの抵抗回路でスレッショルドをプログラムすることにより、さらに高い電圧に設定できます。起動時の出力電圧の上昇は、ソフト・スタート・ピンによって制御されます。オープン・ドレインのパワー・グッド信号は、出力が公称電圧の93%~107%の範囲内にあることを示します。周波数のフォールドバックとサーマル・シャットダウンにより、過電流時にデバイスが保護されます。


SWIFT™の詳しいドキュメントについては、TIのWebサイト (www.ti.com/swift)を参照してください。

製品情報(1)

型番	パッケージ	本体サイズ(公称)
TPS54418A	WQFN (16)	3.00mm×3.00mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

効率と出力電流との関係



2

3

4 5

Detailed Description 11

7.2 Functional Block Diagram 12



	目次			
特長	1		7.4 Device Functional Modes	17
アプリケーション	1	8	Application and Implementation	20
概要	1		8.1 Application Information	20
改訂履歴			8.2 Typical Application	20
Pin Configuration and Functions		9	Power Supply Recommendations	30
Specifications		10	Layout	30
6.1 Absolute Maximum Ratings			10.1 Layout Guidelines	30
6.2 ESD Ratings			10.2 Layout Example	31
6.3 Recommended Operating Conditions		11	デバイスおよびドキュメントのサポート	32
6.4 Thermal Information			11.1 デバイス・サポート	32

11.3 コミュニティ・リソース......32


4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

R	Revision A (September 2016) から Revision B に変更								
•	タイトルに主要な特徴を含めるよう更新	1							
20	013年8月発行のものから更新	Page							
•	Added ESD Ratings table, Feature Description section, Device Functional Modes section, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	4							
•	Added clarity to Fixed Frequency PWM Control section	12							
•	Added clarity to Soft-Start Pin section	14							
•	Added clarity to Synchronize Using the RT/CLK Pin section	16							



5 Pin Configuration and Functions



Pin Functions

PIN I/O ⁽¹⁾		UO(1)	DECODIDATION				
NAME	NO.	1/01.7	DESCRIPTION				
AGND	5	G	Analog ground should be electrically connected to GND close to the device.				
BOOT	13	I	A bootstrap capacitor is required between BOOT and PH. If the voltage on this capacitor is below the minimum required by the BOOT UVLO, the output is forced to switch off until the capacitor is refreshed.				
COMP	7	0	Error amplifier output, and input to the output switch current comparator. Connect frequency compensation components to this pin.				
EN	15	1	Enable pin, internal pull-up current source. Pull below 1.2 V to disable. Float to enable. Can be used to set the on/off threshold (adjust UVLO) with two additional resistors.				
GND	3		Dower ground. This pin should be electrically connected directly to the newer ped under the device				
GND 4		G	Power ground. This pin should be electrically connected directly to the power pad under the device.				
	10						
PH	11	0	The source of the internal high-side power MOSFET, and drain of the internal low-side (synchronous) rectifier MOSFET.				
12							
PWRGD	14	0	An open drain output, asserts low if output voltage is low due to thermal shutdown, overcurrent, over/under-voltage or EN shut down.				
RT/CLK	8	I/O	Resistor Timing or External Clock input pin.				
SS	9	I/O	Slow-start. An external capacitor connected to this pin sets the output voltage rise time. Soft				
	1						
VIN	2	ı	Input supply voltage, 2.95 V to 6 V.				
	16						
VSENSE	6	I	Inverting node of the transconductance (gm) error amplifier.				
Thermal Pa	d	G	GND pin should be connected to the exposed power pad for proper operation. This power pad should be connected to any internal PCB ground plane using multiple vias for good thermal performance.				

(1) I = Input, O = Output, G = Ground



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
	EN, PWRGD, VIN	-0.3	7	
Innut voltage	RT/CLK	-0.3	6	V
Input voltage	COMP, SS, VSENSE	-0.3	3	V
	BOOT		V _{PH} + 8 V	
	воот-рн		8	
Output voltage	PH	-0.6	7	V
	PH (10 ns transient)	-2	7	
Source current	EN, RT/CLK		100	μΑ
Cial aument	COMP, SS		100	μΑ
Sink current	PWRGD		10	mA
Operating junction to	emperature, T _J	-40	150	°C
Storage temperature	e, T _{stg}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	±2000	V
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{VIN}	Input voltage	3	6	V
T_J	Operating junction temperature	-40	150	°C

6.4 Thermal Information⁽¹⁾

		TPS54418A	
	THERMAL METRIC ⁽²⁾	RTE (WQFN)	UNIT
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	50	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance (3)	37	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	59.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	23.1	°C/W
ΨЈΤ	Junction-to-top characterization parameter	1.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	23.1	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	7.9	°C/W

- (1) Unless otherwise specified, metrics listed in this table refer to JEDEC high-K board measurements
- (2) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (3) Test Board Conditions:
 - (a) 2 inches x 2 inches, 4 layers, thickness: 0.062 inch
 - (b) 2 oz. copper traces located on the top of the PCB
 - (c) 2 oz. copper ground planes located on the two internal layers and bottom layer
 - (d) 4 thermal vias (10 mil) located under the device package

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Electrical Characteristics

 $-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 150^{\circ}\text{C}$, $2.95 \le \text{V}_{\text{VIN}} \le 6 \text{ V}$ (unless otherwise noted) over operating free-air temperature range

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY V	OLTAGE (VIN)		•			
V_{VIN}	Operating input voltage		2.95		6	V
V _{UVLO}	Internal under voltage lockout threshold	No voltage hysteresis, rising and falling		2.6	2.8	V
I _{Q(vin)}	Shutdown supply current	V _{EN} = 0 V, T _A = 25°C, 2.95 V ≤ V _{VIN} ≤ 6 V		2	5	μΑ
I_q	Quiescent current	V_{VSENSE} = 0.9 V, V_{VIN} = 5 V, 25°C, R_T = 400 k Ω		350	500	μΑ
ENABLE A	ND UVLO (EN)				·	
V	Enable threshold	Rising	1.16	1.25	1.37	V
V _{TH(en)}	Enable threshold	Falling		1.18		V
	lament accomment	Enable rising threshold + 50 mV		-3.2		۸
I _{EN}	Input current	Enable falling threshold – 50 mV		-0.65		μΑ
VOLTAGE	REFERENCE (VSENSE)					
V_{REF}	Voltage reference	$2.95 \text{ V} \le \text{V}_{\text{VIN}} \le 6 \text{ V}, -40^{\circ}\text{C} < \text{T}_{\text{J}} < 150^{\circ}\text{C}$	0.795	0.803	0.811	V
MOSFET		***	I.			
		$(V_{BOOT} - V_{PH}) = 5 V$		30	60	
R _{DS(HFET)}	High-side switch resistance	$(V_{BOOT} - V_{PH}) = 2.95 \text{ V}$		44	70	mΩ
		V _{VIN} = 5 V		30	60	
$R_{DS(LFET)}$	Low-side switch resistance	V _{VIN} = 2.95 V		44	70	mΩ
ERROR AM	/IPLIFIER	TVIIV 2.00				
I _{IN}	Input current			7		nA
g _{M(ea)}	Error amplifier transconductance	-2 μA < I _{COMP} < 2 μA, V _{COMP} = 1 V		225		μS
gm(EA,ss)	Error amplifier transconductance during soft-start	$-2 \mu A < I_{COMP} < 2 \mu A, V_{COMP} = 1 V,$ $V_{VSENSE} = 0.4 V$		70		μS
I _{COMP}	Error amplifier source/sink	V _{COMP} = 1 V, 100 mV overdrive		±20		μА
9м	COMP to I _{SWITCH} transconductance	COM		13		A/V
CURRENT						
	Current limit threshold	Instantaneous peak current	5.0	6.4		A
I _{LIM} THERMAI	SHUTDOWN	mistarianeous peak current	0.0	0.4		- / (
T _{SD}	Thermal Shutdown			175		°C
_	Hysteresis			175		°C
T _{SD(hyst)}	SISTOR AND EXTERNAL CLOCK	(PT/CLK)		10		
I IMIIIAG KE		,				
f_{SW}	Switching frequency range using RT mode		200		2000	kHz
f _{SW}	Switching frequency	R _{RT} = 400 kΩ	400	500	600	kHz
f _{SW}	Switching frequency range using CLK mode		300		2000	kHz
t _{MIN(CLK)}	Minimum CLK pulse width		75			ns
V _{RT/CLK}	RT/CLK voltage	$R_{RT/CLK} = 400 \text{ k}\Omega$		0.5		V
V _{IH(CLK)}	RT/CLK high threshold	INTOLIN		1.6	2.2	V
V _{IL(CLK)}	RT/CLK low threshold		0.4	0.6		V
t _{DLY}	RT/CLK falling edge to PH rising edge delay	$f_{SW} = 500 \text{ kHz}$ with R_{RT} resistor in series	0.4	90		ns
	• •	f _ 500 kH=		4.4	+	
t _{LOCK(PLL)}	PLL lock-in time	$f_{SW} = 500 \text{ kHz}$		14		μS




Electrical Characteristics (continued)

 $-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 150^{\circ}\text{C}, 2.95 \le \text{V}_{\text{VIN}} \le 6 \text{ V}$ (unless otherwise noted) over operating free-air temperature range

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
HIGH-SIDE	POWER MOSFET (PH)			1	
		Measured at 50% points on PH, I _{OUT} = 4	60		
t _{ON(min)}	Minimum on time	Measured at 50% points on PH, V _{VIN} = 5 V, I _{OUT} = 0 A	110		ns
t _{OFF(min)}	Minimum off time	Prior to skipping off pulses, (V _{BOOT} – V _{PH}) = 2.95 V, I _{OUT} = 4	60		ns
t _{RISE}	Rise time	V _{VIN} = 5 V	1.5		V/ns
t _{FALL}	Fall time	V _{VIN} = 5 V	1.5		V/ns
BOOT (BOO	T)				
R _{BOOT}	BOOT charge resistance	V _{VIN} = 5 V	16		Ω
V _{UVLO(Boot)}	BOOT-PH UVLO	V _{VIN} = 2.95 V	2.1		V
SOFT STAR	T (SS)				
I _{CHG}	Charge current	V _{SS} = 0.4 V	1.8		μΑ
V_{SSxREF}	SS to reference crossover	98% nominal	0.9		V
V _{DSCHG(SS)}	SS discharge voltage (overload)	V _{VSENSE} = 0 V	20		μΑ
I _{DSCHG(SS)}	SS discharge current (UVLO, EN, thermal fault)	V _{VIN} = 5 V, V _{SS} = 0.5 V	1.25		mA
POWER GO	OD (PWRGD)				
		V _{VSENSE} falling (fault)	91%		
V	VSENSE threshold	V _{VSENSE} rising (good)	93%		
$V_{TH(PG)}$	VSENSE tillestiold	V _{VSENSE} rising (fault)	107%		V_{REF}
		V _{VSENSE} falling (Good)	105%		
V _{HYST(PG)}	Hysteresis	V _{VSENSE} falling			
I _{PH(lkg)}	Output high leakage	$V_{VSENSE} = V_{REF}, V_{PWRGD} = 5.5 V$	2		nA
R_{PG}	Power Good on-resistance		100		Ω
V_{OL}	Low-level output voltage	I _{PWRGD} = 3.5 mA	0.3		V
V _{MIN(PG)}	Minimum input voltage for valid output	V _{PWRGD} < 0.5 V , I _{OUT} = 100 μA	1.2	1.6	V




6.6 Typical Characteristics




TEXAS INSTRUMENTS

Typical Characteristics (continued)






Typical Characteristics (continued)



TEXAS INSTRUMENTS

Typical Characteristics (continued)





7 Detailed Description

7.1 Overview

The TPS54418A device is a 6-V, 4-A, synchronous step-down (buck) converter with two integrated n-channel MOSFETs. To improve performance during line and load transients the device implements a constant frequency, peak current mode control which reduces output capacitance and simplifies external frequency compensation design. The wide supported switching frequency range of 200 kHz to 2000 kHz allows for efficiency and size optimization when selecting the output filter components. The switching frequency is adjusted using a resistor to ground on the RT/CLK pin. The device has an internal phase lock loop (PLL) on the RT/CLK pin that is used to synchronize the power switch turn on to a falling edge of an external system clock.

The TPS54418A device has a typical default start up voltage of 2.6 V. The EN pin has an internal pull-up current source that can be used to adjust the input voltage under voltage lockout (UVLO) with two external resistors. In addition, the pull up current provides a default condition when the EN pin is floating for the device to operate. The total operating current for the TPS54418A device is 350 μ A when not switching and under no load. When the device is disabled, the supply current is less than 5 μ A.

The integrated, $30\text{-m}\Omega$ MOSFETs allow for high-efficiency power supply designs with continuous output currents up to 4 Amperes.

The TPS54418A device reduces the external component count by integrating the boot recharge diode. The bias voltage for the integrated high-side MOSFET is supplied by a capacitor on the BOOT to PH pin. The boot capacitor voltage is monitored by an UVLO circuit and turns off the high-side MOSFET when the voltage falls below a preset threshold. This BOOT circuit allows the TPS54418A device to operate approaching 100%. The output voltage can be stepped down to as low as the 0.8 V reference.

The TPS54418A device has a power good comparator (PWRGD) with 2% hysteresis.


The TPS54418A device minimizes excessive output overvoltage transients by taking advantage of the overvoltage power good comparator. When the regulated output voltage is greater than 109% of the nominal voltage, the overvoltage comparator is activated, and the high-side MOSFET is turned off and masked from turning on until the output voltage is lower than 105%.

The SS (soft-start) pin is used to minimize inrush currents or provide power supply sequencing during power up. A small value capacitor should be coupled to the pin for soft-start. The SS pin is discharged before the output power up to ensure a repeatable re-start after an over-temperature fault, UVLO fault or disabled condition.

The use of a frequency-foldback circuit reduces the switching frequency during startup and over current fault conditions to help limit the inductor current.



7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Fixed Frequency PWM Control

The TPS54418A device uses an adjustable fixed-frequency peak-current-mode control. The output voltage is compared through external resistors on the VSENSE to pin an internal voltage reference by an error amplifier which drives the COMP pin. An internal oscillator initiates the turnon of the high-side power switch. The error amplifier output is compared to the high-side power-switch current. When the power switch reaches the COMP voltage, the high-side power switch is turned off and the low-side power switch is turned on.

The COMP pin voltage increases and decreases as the peak switch current increases and decreases. The device implements a current-limit function by clamping the COMP pin voltage to a maximum value, which limits the maximum peak current the device supplies. The device also implements a minimum COMP pin voltage clamp for improved transient response. When the COMP pin voltage is pushed low to the minimum clamp, such as during a load release event, turn-on of the high-side power switch is inhibited.

7.3.2 Slope Compensation and Output Current

The TPS54418A device adds a compensating ramp to the switch current signal. This slope compensation prevents sub-harmonic oscillations as duty cycle increases. The available peak inductor current remains constant over the full duty cycle range.

7.3.3 Bootstrap Voltage (Boot) and Low Dropout Operation

The TPS54418A device has an integrated boot regulator and requires a small ceramic capacitor between the BOOT and PH pin to provide the gate drive voltage for the high-side MOSFET. The value of the ceramic capacitor should be 0.1 μ F. A ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating of 10 V or higher is recommended because of the stable characteristics overtemperature and voltage.



To improve drop out, the TPS54418A device is designed to operate at 100% duty cycle as long as the BOOT to PH pin voltage is greater than 2.5 V. The high-side MOSFET is turned off using an UVLO circuit, allowing for the low-side MOSFET to conduct when the voltage from BOOT to PH drops below 2.5 V. Because the supply current sourced from the BOOT pin is low, the high-side MOSFET can remain on for more switching cycles than are required to refresh the capacitor, thus the effective duty cycle of the switching regulator is high.

7.3.4 Error Amplifier

The TPS54418A device has a transconductance amplifier. The error amplifier compares the VSENSE voltage to the lower of the SS pin voltage or the internal 0.8 V voltage reference. The transconductance of the error amplifier is 225 μ A/V during normal operation. When the voltage of VSENSE pin is below 0.8 V and the device is regulating using the SS voltage, the transconductance is 70 μ A/V. The frequency compensation components are placed between the COMP pin and ground.

7.3.5 Voltage Reference

The voltage reference system produces a precise ±1% voltage reference overtemperature by scaling the output of a temperature stable bandgap circuit. The bandgap and scaling circuits produce 0.8 V at the non-inverting input of the error amplifier.

7.3.6 Adjusting the Output Voltage

The output voltage is set with a resistor divider from the output node to the VSENSE pin. It is recommended to use divider resistors with 1% tolerance or better. Start with a value of 100 k Ω for the R1 resistor and use Equation 1 to calculate R2. To improve efficiency at very light loads, consider using larger resistor values. If the values are too high, the regulator is more susceptible to noise and voltage errors from the VSENSE input current are noticeable.

$$R2 = R1 \times \left(\frac{0.8 \text{ V}}{\text{V}_{\text{O}} - 0.8 \text{ V}}\right) \tag{1}$$

Figure 23. Voltage Divider Circuit

7.3.7 Enable and Adjusting Undervoltage Lockout

The TPS54418A device is disabled when the VIN pin voltage falls below 2.6 V. If an application requires a higher under-voltage lockout (UVLO), use the EN pin as shown in Figure 24 to adjust the input voltage UVLO by using two external resistors. It is recommended to use the enable resistors to set the UVLO falling threshold (V_{STOP}) above 2.7 V. The rising threshold (V_{START}) should be set to provide enough hysteresis to allow for any input supply variations. The EN pin has an internal pull-up current source that provides the default condition of the TPS54418A device operating when the EN pin floats. Once the EN pin voltage exceeds 1.25 V, an additional 2.55 μ A of hysteresis is added. When the EN pin is pulled below 1.18 V, the 2.55 μ A is removed. This additional current facilitates input voltage hysteresis.




Figure 24. Adjustable Undervoltage Lockout

R1 =
$$\frac{0.944 \cdot V_{START} - V_{STOP}}{2.59 \times 10^{-6}}$$
R2 =
$$\frac{1.18 \cdot R1}{V_{STOP} - 1.18 + R1 \cdot 3.2 \times 10^{-6}}$$
(3)

7.3.8 Soft-Start Pin

The TPS54418A device regulates to the lower of the SS pin and the internal reference voltage. A capacitor on the SS pin to ground implements a soft-start time. The TPS54418A device has an internal pull-up current source of 1.8 μ A which charges the external soft-start capacitor. Equation 4 calculates the required soft-start capacitor value where t_{SS} is the desired soft-start time in ms, l_{SS} is the internal soft-start charging current of 1.8 μ A, and V_{REF} is the internal voltage reference of 0.8 V. it is recommended to maintain the soft-start time in the range between 1 ms and 10 ms.

$$C_{SS} = \frac{I_{SS} \times t_{SS}}{V_{REF}}$$

where

- · C_{SS} is in nF
- t_{SS} is in ms
- I_{SS} is in μA
- V_{REF} is in V (4)


If during normal operation, the input voltage goes below the UVLO, EN pin pulled below 1.2 V, or a thermal shutdown event occurs, the TPS54418A device stops switching and the SS is discharged to 0 volts before reinitiating a powering up sequence.

7.3.9 Sequencing

Many of the common power supply sequencing methods can be implemented using the SS, EN and PWRGD pins. The sequential method can be implemented using an open drain or collector output of a power on reset pin of another device. Figure 25 shows the sequential method. The power good is coupled to the EN pin on the TPS54418A device which enables the second power supply once the primary supply reaches regulation.

Ratiometric start up can be accomplished by connecting the SS pins together. The regulator outputs ramp up and reach regulation at the same time. When calculating the soft-start time the pull up current source must be doubled in Equation 4. The ratiometric method is shown in Figure 27.








Figure 25. Sequencial Start-Up Schematic




Figure 26. Sequential Startup using EN and PWRGD




Figure 27. Ratiometric Start-Up Schematic

Figure 28. Ratiometric Start-Up Using Coupled SS Pins

7.3.10 Constant Switching Frequency and Timing Resistor (RT/CLK Pin)

The switching frequency of the TPS54418A device is adjustable over a wide range from 200 kHz to 2000 kHz by placing a maximum of 1000 k Ω and minimum of 85 k Ω , respectively, on the RT/CLK pin. An internal amplifier holds this pin at a fixed voltage when using an external resistor to ground to set the switching frequency. The RT/CLK is typically 0.5 V. To determine the timing resistance for a given switching frequency, use the curve in Figure 5 or Figure 6 or Equation 5.

$$R_{RT} = \frac{311890}{\left(f_{SW}\right)^{1.0793}}$$

where

• R_{RT} is in $k\Omega$

•
$$f_{SW}$$
 is in kHz
$$= \frac{133870}{(R_{RT})^{0.9393}}$$
(5)

where

• R_{RT} is in $k\Omega$

• f_{SW} is in kHz (6)

To reduce the solution size one would typically set the switching frequency as high as possible, but tradeoffs of the efficiency, maximum input voltage and minimum controllable on time should be considered.



The minimum controllable on time is typically 60 ns at full current load and 110 ns at no load, and limits the maximum operating input voltage or output voltage.

7.3.11 Overcurrent Protection

The TPS54418A device implements a cycle-by-cycle current limit. During each switching cycle the high-side switch current is compared to the voltage on the COMP pin. When the instantaneous switch current intersects the COMP voltage, the high-side switch is turned off. During overcurrent conditions that pull the output voltage low, the error amplifier responds by driving the COMP pin high, increasing the switch current. The error amplifier output is clamped internally. This clamp functions as a switch current limit.

7.3.12 Frequency Shift


To operate at high switching frequencies and provide protection during overcurrent conditions, the TPS54418A device implements a frequency shift. If frequency shift was not implemented, during an overcurrent condition the low-side MOSFET may not be turned off long enough to reduce the current in the inductor, causing a current runaway. With frequency shift, during an overcurrent condition the switching frequency is reduced from 100%, then 75%, then 50%, then 25% as the voltage decreases from 0.8 to 0 volts on VSENSE pin to allow the low-side MOSFET to be off long enough to decrease the current in the inductor. During start-up, the switching frequency increases as the voltage on VSENSE increases from 0 to 0.8 volts. See Figure 7 for details.

7.3.13 Reverse Overcurrent Protection

The TPS54418A device implements low-side current protection by detecting the voltage across the low-side MOSFET. When the converter sinks current through its low-side FET, the control circuit turns off the low-side MOSFET if the reverse current is more than 1.3 A. By implementing this additional protection scheme, the converter is able to protect itself from excessive current during power cycling and start-up into pre-biased outputs.

7.3.14 Synchronize Using the RT/CLK Pin

The RT/CLK pin is used to synchronize the converter to an external system clock. See Figure 29. To implement the synchronization feature in a system, connect a square wave to the RT/CLK pin with an on time of at least 75ns. If the pin is pulled above the PLL upper threshold, a mode change occurs and the pin becomes a synchronization input. The internal amplifier is disabled and the pin is a high impedance clock input to the internal PLL. If clocking edges stop, the internal amplifier is re-enabled and the mode returns to the frequency set by the resistor. The square wave amplitude at this pin must transition lower than 0.6 V and higher than 1.6 V typically. The recommended synchronization frequency range is 300 kHz to 2000 kHz. If the external system clock is to be removed, TI recommends that it be removed on the falling edge of the clock.






Figure 29. Synchronizing to a System Clock

Figure 30. Plot of Synchronizing to System Clock



7.3.15 Power Good (PWRGD Pin)

The PWRGD pin output is an open drain MOSFET. The output is pulled low when the VSENSE voltage enters the fault condition by falling below 91% or rising above 107% of the nominal internal reference voltage. There is a 2% hysteresis on the threshold voltage, so when the VSENSE voltage rises to the good condition above 93% or falls below 105% of the internal voltage reference the PWRGD output MOSFET is turned off. It is recommended to use a pull-up resistor between the values of 1 k Ω and 100 k Ω to a voltage source that is 6 V or less. The PWRGD is in a valid state once the VIN input voltage is greater than 1.2 V.

7.3.16 Overvoltage Transient Protection

The TPS54418A device incorporates an overvoltage transient protection (OVTP) circuit to minimize voltage overshoot when recovering from output fault conditions or strong unload transients. The OVTP feature minimizes the output overshoot by implementing a circuit to compare the VSENSE pin voltage to the OVTP threshold which is 109% of the internal voltage reference. If the VSENSE pin voltage is greater than the OVTP threshold, the high-side MOSFET is disabled preventing current from flowing to the output and minimizing output overshoot. When the VSENSE voltage drops lower than the OVTP threshold the high-side MOSFET is allowed to turn on the next clock cycle.

7.3.17 Thermal Shutdown

The device implements an internal thermal shutdown to protect itself if the junction temperature exceeds 175°C. The thermal shutdown forces the device to stop switching when the junction temperature exceeds the thermal trip threshold. Once the die temperature decreases below 160°C, the device reinitiates the power up sequence by discharging the SS pin to 0 volts. The thermal shutdown hysteresis is 15°C.

7.4 Device Functional Modes

7.4.1 Small Signal Model for Loop Response

Figure 31 shows an equivalent model for the TPS54418A device control loop which can be modeled in a circuit simulation program to check frequency response and dynamic load response. The error amplifier is a transconductance amplifier with a g_M of 225 μ A/V. The error amplifier can be modeled using an ideal voltage controlled current source. The resistor $R_{OUT(ea)}$ and capacitor $C_{OUT(ea)}$ model the open loop gain and frequency response of the amplifier. The 1-mV AC voltage source between the nodes a and b effectively breaks the control loop for the frequency response measurements. Plotting a/c shows the small signal response of the frequency compensation. Plotting a/b shows the small signal response of the overall loop. The dynamic loop response can be checked by replacing the R_{LOAD} with a current source with the appropriate load step amplitude and step rate in a time domain analysis.




Figure 31. Small Signal Model for Loop Response


(7)



Device Functional Modes (continued)

7.4.2 Simple Small Signal Model for Peak Current Mode Control

Figure 32 is a simple small signal model that can be used to understand how to design the frequency compensation. The TPS54418A device power stage can be approximated to a voltage controlled current source (duty cycle modulator) supplying current to the output capacitor and load resistor. The control to output transfer function is shown in Equation 7 and consists of a dc gain, one dominant pole and one ESR zero. The quotient of the change in switch current and the change in COMP pin voltage (node c in Figure 31) is the power stage transconductance. The g_M for the TPS54418A device is 13 A/V. The low frequency gain of the power stage frequency response is the product of the transconductance and the load resistance as shown in Equation 8. As the load current increases and decreases, the low frequency gain decreases and increases, respectively. This variation with load may seem problematic at first glance, but the dominant pole moves with load current [see Equation 9]. The combined effect is highlighted by the dashed line in the right half of Figure 33. As the load current decreases, the gain increases and the pole frequency lowers, keeping the 0-dB crossover frequency the same for the varying load conditions which makes it easier to design the frequency compensation.






Figure 32. Simple Small Signal Model

Figure 33. Frequency Response

$$\frac{V_{OUT}}{V_{C}} = Adc \times \frac{1 + \left(\frac{s}{2\pi \times f_{Z}}\right)}{1 + \left(\frac{s}{2\pi \times f_{P}}\right)}$$

$$Adc = g_{M(PS)} \times R_{LOAD}$$
(8)

$$f_{P} = \frac{1}{C_{OUT} \times R_{LOAD} \times 2\pi}$$
(9)

$$f_Z = \frac{1}{C_{OUT} \times R_{ESR} \times 2\pi}$$
 (10)

7.4.3 Small Signal Model for Frequency Compensation

The TPS54418A device uses a transconductance amplifier for the error amplifier and readily supports two of the commonly used frequency compensation circuits. The compensation circuits are shown in Figure 34. The Type-II circuits are most likely implemented in high bandwidth power supply designs using low ESR output capacitors. In Type-IIA, one additional high frequency pole is added to attenuate high-frequency noise.



Device Functional Modes (continued)




Figure 34. Types of Frequency Compensation

The design guidelines for TPS54418A device loop compensation are as follows:

1. Calculate the modulator pole $(f_{P(MOD)})$ and the esr zero, (f_{Z1}) using Equation 11 and Equation 12. If the output voltage is a high percentage of the capacitor rating it may be necessary to derate the output capacitor (C_{OUT}) . Use the capacitor manufacturer information to derate the capacitor value. Use Equation 13 and Equation 14 to estimate a starting point for the crossover frequency, f_C . Equation 13 shows the geometric mean of the modulator pole and the ESR zero and Equation 14 is the mean of modulator pole and the switching frequency. Use the lower value of Equation 13 or Equation 14 as the maximum crossover frequency.

$$f_{P(mod)} = \frac{I_{OUT(max)}}{2\pi \times V_{OUT} \times C_{OUT}}$$
(11)

$$f_{Z1} = \frac{1}{C_{OUT} \times R_{ESR} \times 2\pi}$$
 (12)

$$f_{C} = \sqrt{f_{P(mod)} + f_{Z1}}$$
 (13)

$$f_{C} = \sqrt{f_{P(mod)}} \times \frac{f_{SW}}{2} \tag{14}$$

2. Calculate resistor R3. Equation 15 shows the calculation for resistor R3.

$$R3 = \frac{2\pi \times f_C \times V_{OUT} \times C_{OUT}}{g_{M(ea)} \times V_{REF} \times g_{M(ps)}}$$

where

g_{M(ea)} is the amplifier gain (225 μA/V)

•
$$g_{M(ps)}$$
 is the power stage gain (13 A/V) (15)

3. Place a compensation zero at the dominant pole. fp. Equation 16 shows the calculation for capacitor C1.

$$f_{P} = \frac{1}{C_{OUT} \times R_{LOAD} \times 2\pi}$$
(16)

$$C1 = \frac{R_L \times C_{OUT}}{R3}$$
 (17)

4. Capacitor C2 is optional. It can be used to cancel the zero from the output capacitor (C_{OUT}) ESR.

$$C2 = \frac{R_{ESR} \times C_{OUT}}{R3}$$
 (18)



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

This design example describes a high-frequency switching regulator design using ceramic output capacitors. This design is available as the HPA375 (SLVU280) evaluation module (EVM).

8.2 Typical Application

This section details a high-frequency, 1.8-V output power supply design application with adjusted UVLO.




Figure 35. Typical Application Schematic, TPS54418A

8.2.1 Design Requirements

Table 1. Design Parameters

	PARAMETER	NOTES AND CONDITIONS	MIN	TYP	MAX	UNIT
V _{IN}	Input voltage	Operating	3	3.3	6	
V _{START}	Start input voltage	Rising		3.1		V
V _{STOP}	Stop input voltage	Falling		2.8		
V _{OUT}	Output voltage			1.8		V
ΔV_{OUT}	Transient response	1-A to 2-A load step		3%		
I _{OUT(max)}	Maximum output current				4	Α
V _{OUT(ripple)}	Output voltage ripple				30	mV_{P-P}
f _{SW}	Switching frequency			1		MHz



8.2.2 Detailed Design Procedure

8.2.2.1 Step One: Select the Switching Frequency

Choose the highest switching frequency possible in order to produce the smallest solution size. The high switching frequency allows for lower valued inductors and smaller output capacitors compared to a power supply that switches at a lower frequency. However, the highest switching frequency causes extra switching losses, which in turn decrease the device performance. The device is capable of operating between 200 kHz and 2 MHz. Select a moderate switching frequency of 1 MHz in order to achieve both a small solution size and a high-efficiency operation. Using Equation 5, R4 is calculates to 180 k Ω . A standard 1%, 182-k Ω resistor is used in the design.

8.2.2.2 Step Two: Select the Output Inductor

The inductor selected must operate across the entire TPS54418A device input voltage range. To calculate the value of the output inductor, use Equation 19. K_{IND} is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. The inductor ripple current is filtered by the output capacitor. Therefore, choosing high inductor ripple currents impacts the selection of the output capacitor since the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current. In general, the inductor ripple value is at the discretion of the designer; however, K_{IND} is normally from 0.1 to 0.3 for the majority of applications.

For this design example, use a K_{IND} of 0.3 and the inductor value is calculated to be 0.96 μ H. For this design, use an inductor with the nearest standard value of 1.0 μ H. For the output filter inductor, it is important that the RMS current and saturation current ratings not be exceeded. The RMS and peak inductor current can be calculated in Equation 21 and Equation 22.

For this design, the RMS inductor current is 4.014 A and the peak inductor current is 4.58 A. The chosen inductor is a TOKO FDV0630-1R0M. It has a RMS current rating of 9.1 A and a saturation current rating of 20.2 A. The current ratings for this exceed the requirement, but the inductor was chosen for small physical size and low series resistance for high efficiency.

The current flowing through the inductor is the inductor ripple current plus the output current. During power up, faults or transient load conditions, the inductor current can increase above the calculated peak inductor current level calculated above. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the switch current limit rather than the peak inductor current.

$$L1 = \frac{\left(V_{IN(max)} - V_{OUT}\right)}{I_{OUT} \times K_{IND}} \times \frac{V_{OUT}}{V_{IN(max)} \times f_{SW}}$$
(19)

$$I_{RIPPLE} = \frac{\left(V_{IN(max)} - V_{OUT}\right)}{L1} \times \frac{V_{OUT}}{V_{IN(max)} \times f_{SW}}$$
(20)

$$I_{L(rms)} = \sqrt{\left(I_{OUT}\right)^2 + \frac{1}{12} \times \left(\frac{V_{OUT} \times \left(V_{IN(max)} - V_{OUT}\right)}{V_{IN(max)} \times L1 \times f_{SW}}\right)^2}$$
(21)

$$I_{L(peak)} = I_{OUT} + \left(\frac{I_{RIPPLE}}{2}\right)$$
 (22)

8.2.2.3 Step Three: Choose the Output Capacitor

There are three primary considerations for selecting the value of the output capacitor. The output capacitor determines the modulator pole, the output voltage ripple, and how the regulator responds to a large change in load current. The output capacitance needs to be selected based on the more stringent of these three criteria.



The desired response to a large change in the load current is the first criteria. The output capacitor needs to supply the load with current when the regulator cannot. This situation would occur if there are desired hold-up times for the regulator where the output capacitor must hold the output voltage above a certain level for a specified amount of time after the input power is removed. The regulator is temporarily not able to supply sufficient output current if there is a large, fast increase in the current needs of the load such as transitioning from no load to a full load. The regulator usually needs two or more clock cycles for the control loop to see the change in load current and output voltage and adjust the duty cycle to react to the change. The output capacitor must be sized to supply the extra current to the load until the control loop responds to the load change. The output capacitance must be large enough to supply the difference in current for two clock cycles while only allowing a tolerable amount of droop in the output voltage. Equation 25 shows the necessary minimum output capacitance.

For this example, the transient load response is specified as a 3% change in V_{OUT} for a load step from 1 A (50% load) to 2 A (100%).

$$\Delta I_{OUT} = 2 - 1 = 1 \text{ A}$$
 (23)

$$\Delta V_{OUT} = 0.03 \times 1.8 = 0.054 \text{ V} \tag{24}$$

Using these numbers gives a minimum capacitance of 37 μ F. This value does not take the ESR of the output capacitor into account in the output voltage change. For ceramic capacitors, the ESR is usually small enough to ignore in this calculation.

Equation 26 calculates the minimum output capacitance needed to meet the output voltage ripple specification. Where f_{SW} is the switching frequency, V_{RIPPLE} is the maximum allowable output voltage ripple, and I_{RIPPLE} is the inductor ripple current. In this case, the maximum output voltage ripple is 30 mV. Equation 26 yields 5.2 μ F.

$$C_{OUT (transient)} > \frac{2 \times \Delta I_{IOUT}}{f_{SW} \times \Delta V_{OUT}}$$
 (25)

$$C_{OUT (ripple)} > \frac{I_{Ripple}}{8 \times f_{SW} \times V_{OUT (ripple)}}$$
 (26)

where

- ΔI_{OUT} is the load step size
- ΔV_{OLIT} is the acceptable output deviation
- f_{SW} is the switching frequency
- I_{Ripple} is the inductor ripple current
- V_{OUT(Ripple)} is the acceptable DC output voltage ripple

Equation 27 calculates the maximum ESR an output capacitor can have to meet the output voltage ripple specification. Equation 27 indicates the ESR should be less than 57 m Ω . In this case, the ESR of the ceramic capacitor is much less than 57 m Ω .

Additional capacitance de-ratings for aging, temperature and DC bias should be factored in which increases this minimum value. For this example, two 22- μ F, 10-V, X5R ceramic capacitors with 3 m Ω of ESR are used.

Capacitors generally have limits to the amount of ripple current they can handle without failing or producing excess heat. An output capacitor that can support the inductor ripple current must be specified. Some capacitor data sheets specify the RMS (root mean square) value of the maximum ripple current. Equation 28 can be used to calculate the RMS ripple current the output capacitor needs to support. For this application, Equation 28 yields 333 mA.

$$R_{ESR} < \frac{V_{OUT (ripple)}}{I_{Ripple}}$$
(27)

$$I_{CO(rms)} = \frac{V_{OUT} \times \left(V_{IN(max)} - V_{OUT}\right)}{\sqrt{12 \times V_{IN(max)} \times L1 \times f_{SW}}}$$
(28)



8.2.2.4 Step Four: Select the Input Capacitor

The TPS54418A device requires a high quality ceramic, type X5R or X7R, input decoupling capacitor of at least 4.7 μ F of effective capacitance and in some applications a bulk capacitance. The effective capacitance includes any DC bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple of the device. The input ripple current can be calculated using Equation 29.

The value of a ceramic capacitor varies significantly over temperature and the amount of DC bias applied to the capacitor. The capacitance variations due to temperature can be minimized by selecting a dielectric material that is stable over temperature. X5R and X7R ceramic dielectrics are usually selected for power regulator capacitors because they have a high capacitance to volume ratio and are fairly stable over temperature. The output capacitor must also be selected with the dc bias taken into account. The capacitance value of a capacitor decreases as the dc bias across a capacitor increases.

For this example design, a ceramic capacitor with at least a 10 V voltage rating is required to support the maximum input voltage. For this example, one 10 μ F and one 0.1 μ F 10 V capacitors in parallel have been selected. The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using Equation 30.

$$I_{CIN(rms)} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN(min)}}} \times \frac{\left(V_{IN(min)} - V_{OUT}\right)}{V_{IN(min)}}$$

$$\Delta V_{IN} = \frac{I_{OUT(max)} \times 0.25}{C_{IN} \times f_{SW}}$$
(30)

Using the design example values, $I_{OUT(max)} = 4$ A, $C_{IN} = 10$ μ F, $f_{SW} = 1$ MHz, yields an input voltage ripple of 99 mV and a rms input ripple current of 1.96 A.

8.2.2.5 Step Five: Minimum Load DC COMP Voltage

The TPS54418A implements a minimum COMP voltage clamp for improved load-transient response. The COMP voltage tracks the peak inductor current, increasing as the peak inductor current increases, and decreases as the peak inductor current decreases. During a severe load-dump event, for instance, the COMP voltage decreases suddenly, falls below the minimum clamp value, then settles to a lower DC value as the control loop compensates for the transient event. During the time when COMP reaches the minimum clamp voltage, turnon of the high-side power switch is inhibited, keeping the low-side power switch on to discharge the output voltage overshoot more quickly.

Proper application circuit design must ensure that the minimum load steady-state COMP voltage is above the +3 sigma minimum clamp to avoid unwanted inhibition of the high side power switch. For a given design, the steady-state DC level of COMP must be measured at the minimum designed load and at the maximum designed input voltage, then compared to the minimum COMP clamp voltage shown in Figure 22. These conditions give the minimum COMP voltage for a given design. Generally, the COMP voltage and minimum clamp voltage move by about the same amount with temperature. Increasing the minimum load COMP voltage is accomplished by decreasing the output inductor value or the switching frequency used in a given design.

8.2.2.6 Step Six: Choose the Soft-Start Capacitor

The soft-start capacitor determines the minimum amount of time it takes for the output voltage to reach its nominal programmed value during power up. This is useful if a load requires a controlled voltage slew rate. This is also used if the output capacitance is very large and would require large amounts of current to quickly charge the capacitor to the output voltage level. The large currents necessary to charge the capacitor may make the device reach the current limit or excessive current draw from the input power supply may cause the input voltage rail to sag. Limiting the output voltage slew rate solves both of these problems.

The soft-start capacitor value can be calculated using Equation 31. For the example circuit, the soft-start time is not too critical since the output capacitor value is 44 μ F which does not require much current to charge to 1.8 V. The example circuit has the soft-start time set to an arbitrary value of 4 ms which requires a 10 nF capacitor. In the device, I_{SS} is 2 μ A and V_{REF} is 0.8 V. For this application, maintain the soft-start time in the range between 1 ms and 10 ms.

23



$$C_{SS} = \frac{I_{SS} \times t_{SS}}{V_{REF}}$$

where

- C_{SS} is in nF
- I_{SS} is in μA
- t_{SS} is in ms

8.2.2.7 Step Seven: Select the Bootstrap Capacitor

A 0.1- μ F ceramic capacitor must be connected between the BOOT to PH pin for proper operation. It is recommended to use a ceramic capacitor with X5R or better grade dielectric. The capacitor should have 10 V or higher voltage rating.

8.2.2.8 Step Eight: Undervoltage Lockout Threshold

The undervoltage lockout (UVLO) can be adjusted using an external voltage divider on the EN pin of the TPS54418A. The UVLO has two thresholds, one for power up when the input voltage is rising and one for power down or brown outs when the input voltage is falling. For the example design, the supply should turn on and start switching once the input voltage increases above 3.1 V (V_{START}). Switching continues until the input voltage falls below 2.8 V (V_{STOP}).

The programmable UVLO and enable voltages are set using a resistor divider between the VIN pin and GND to the EN pin. Equation 32 and Equation 33 can be used to calculate the resistance values necessary. From Equation 32 and Equation 33, a 48.7 k Ω between the VIN pin and the EN pin and a 32.4-k Ω resistor between the EN pin and GND are required to produce the 3.1-V start voltage and the 2.8-V stop voltage.

$$R1 = \frac{0.944 \cdot V_{START} - V_{STOP}}{2.59 \times 10^{-6}}$$
(32)

$$R2 = \frac{1.18 \cdot R1}{V_{STOP} - 1.18 + R1 \cdot 3.2 \times 10^{-6}}$$
(33)

8.2.2.9 Step Nine: Select Output Voltage and Feedback Resistors

For the example design, $100 \text{ k}\Omega$ was selected for R6. Using Equation 34, R7 is calculated as $80 \text{ k}\Omega$. The nearest standard 1% resistor is $80.6 \text{ k}\Omega$.

$$R7 = \frac{V_{ref}}{V_{OUT} - V_{ref}} R6$$
(34)

8.2.2.9.1 Output Voltage Limitations

Due to the internal design of the TPS54418A there are limitations to the minimum and maximum achievable output voltages. The output voltage can never be lower than the internal voltage reference of 0.8 V. Above 0.8 V, the output voltage may be limited by the minimum controllable on time. The minimum output voltage in this case is given by Equation 35. There is also a maximum achievable output voltage which is limited by the minimum off time. The maximum output voltage is given by Equation 36. These equations represent the results when the power MOSFETs are matched. Refer to SLYT293 for more information.

$$V_{\text{OUT (min)}} = t_{\text{ON (min)}} \times f_{\text{SW (max)}} \times V_{\text{IN (max)}} - I_{\text{OUT (min)}} (R_{\text{LS (min)}} + R_{\text{DCR}})$$

where

- V_{OUT(min)} is the minimum achievable output voltage
- t_{ON(min)} is the minimum controllable on-time (110 nsec typical)
- f_{SW(max)} is the maximum switching frequency including tolerance
- V_{IN(max)} is the maximum input voltage
- I_{OUT(min)} is the minimum load current
- R_{LS(min)} is the minimum low-side MOSFET on-resistance. (30 mΩ typical)
- R_{DCR} is the series resistance of output inductor

(35)



$$V_{OUT\,(max\,)} = \left(1 - t_{OFF\,(max\,)} f_{SW\,(max\,)}\right) V_{IN\,(min\,)} - I_{OUT\,(max\,)} \left(R_{LS\,(max\,)} + R_{DCR}\right)$$

where

- V_{OUT(max)} is the maximum achievable output voltage
- t_{OFF(max)} is the maximum, minimum controllable off time (60 ns typical)
- f_{SW(max)} is the maximum switching frequency including tolerance
- ullet $V_{IN(min)}$ is the minimum input voltage
- I_{OUT(max)} is the maximum load current
- $R_{HS(max)}$ is the maximum high-side MOSFET on-resistance. (70 m Ω max)
- R_{DCR} is the series resistance of output inductor

(36)

8.2.2.10 Step 10: Select Loop Compensation Components

There are several industry techniques used to compensate DC/DC regulators. The method presented here is easy to calculate and yields high phase margins. For most conditions, the regulator has a phase margin between 60 and 90 degrees. The method presented here ignores the effects of the slope compensation that is internal to the TPS54418A. Because the slope compensation is ignored, the actual crossover frequency is usually lower than the crossover frequency used in the calculations. Use SwitcherPropositionary for a more accurate design.

To get started, the modulator pole, $f_{P(mod)}$, and the esr zero, f_{Z1} must be calculated using Equation 37 and Equation 38. For C_{OUT} , derating the capacitor is not needed as the 1.8 V output is a small percentage of the 10 V capacitor rating. If the output is a high percentage of the capacitor rating, use the capacitor manufacturer information to derate the capacitor value. Use Equation 39 and Equation 40 to estimate a starting point for the crossover frequency, f_C . For the example design, $f_{P(mod)}$ is 8.04 kHz and f_{Z1} is 2412 kHz. Equation 39 is the geometric mean of the modulator pole and the esr zero and Equation 40 is the mean of modulator pole and the switching frequency. Equation 39 yields 139 kHz and Equation 40 gives 63 kHz. Use the lower value of Equation 39 or Equation 40 as the maximum crossover frequency. For this example, fc is 35 kHz. Next, the compensation components are calculated. A resistor in series with a capacitor is used to create a compensating zero. A capacitor in parallel to these two components forms the compensating pole (if needed).

$$f_{P(mod)} = \frac{I_{OUT(max)}}{2\pi \times V_{OUT} \times C_{OUT}}$$
(37)

$$f_{Z1} = \frac{1}{C_{OUT} \times R_{ESR} \times 2\pi}$$
(38)

$$f_{C} = \sqrt{f_{P(mod)} + f_{Z1}}$$
 (39)

$$f_{C} = \sqrt{f_{P(mod)} \times \frac{f_{SW}}{2}}$$
(40)

The compensation design takes the following steps:

1. Set up the anticipated cross-over frequency. Use Equation 41 to calculate the compensation network's resistor value. In this example, the anticipated cross-over frequency f_C is 35 kHz. The power stage gain $(g_{M(ps)})$ is 13 A/V and the error amplifier gain $(g_{M(ea)})$ is 225 μ A/V.

$$R3 = \frac{2\pi \times f_C \times V_{OUT} \times C_{OUT}}{g_{M(ea)} \times V_{REF} \times g_{M(ps)}}$$
(41)

2. Place compensation zero at the pole formed by the load resistor and the output capacitor. The compensation network's capacitor can be calculated from Equation 42.

$$C3 = \frac{R_{OUT} \times C_{OUT}}{R3}$$
(42)

3. An additional pole can be added to attenuate high frequency noise. In this application, it is not necessary to add it.

From the procedures above, start with a 11.2 k Ω resistor and a 2650 pF capacitor. After prototyping and bode plot measurement, the optimized compensation network selected for this design includes a 7.5 k Ω resistor and a 2700 pF capacitor.



8.2.2.11 Power Dissipation Estimate

Use Equation 43 through Equation 52 to help estimate the device power dissipation under continuous conduction mode (CCM) operation. The power dissipation of the device (P_{TOT}) includes conduction loss (P_{COND}), dead time loss (P_{D}), switching loss (P_{SW}), gate drive loss (P_{GD}) and supply current loss (P_{COND}).

$$P_{COND} = (I_{OUT})^2 \times R_{DS(on)} \tag{43}$$

$$P_D = f_{SW} \times I_{OUT} \times 0.7 \times 60 \times (10)^{-9}$$
 (44)

$$P_{D} = f_{SW} \times I_{OUT} \times 0.7 \times 60 \times (10)^{-9}$$
 (45)

$$P_{SW} = 2 \times (V_{IN})^2 \times f_{SW} \times I_{OUT} \times 0.25 \times (10)^{-9}$$
(46)

$$P_{SW} = 2 \times (V_{IN})^2 \times f_{SW} \times I_{OUT} \times 0.25 \times (10)^{-9}$$
(47)

$$P_{GD} = 2 \times V_{IN} \times 3 \times (10)^{-9} \times f_{SW}$$
 (48)

$$P_0 = 350 \times (10)^{-6} \times V_{IN}$$

where

- I_{OUT} is the output current (A)
- $R_{DS(on)}$ is the on-resistance of the high-side MOSFET (Ω)
- V_{OUT} is the output voltage (V)
- V_{IN} is the input voltage (V)

•
$$f_{SW}$$
 is the switching frequency (Hz) (49)

$$P_{TOT} = P_{COND} + P_D + P_{SW} + P_{GD} + P_Q$$

$$(50)$$

For a given ambient temperature,

$$T_{J} = T_{A} + R_{TH} \times P_{TOT} \tag{51}$$

For maximum junction temperature $(T_{J(max)} = 150^{\circ}C)$

$$T_{A(max)} = T_{J(max)} - R_{TH} \times P_{TOT}$$

where

- P_{TOT} is the total device power dissipation (W)
- T_A is the ambient temperature (°C)
- T_J is the junction temperature (°C)
- R_{TH} is the thermal resistance of the package (°C/W)
- T_{J(max)} is maximum junction temperature (°C)
- T_{A(max)} is maximum ambient temperature (°C) (52)

Additional power can be lost in the regulator circuit due to the inductor ac and dc losses and trace resistance that impact the overall regulator efficiency. Figure 36 and Figure 37 show power dissipation for the EVM.




Figure 36. Power Dissipation vs Junction Temperature






Figure 37. Power Dissipation vs Ambient Temperature




8.2.3 Application Curves













9 Power Supply Recommendations

These devices are designed to operate from an input voltage supply between 2.95 V and 6 V. This supply must be well regulated. Proper bypassing of input supplies and internal regulators is also critical for noise performance, as is PCB layout and grounding scheme. See the recommendations in the *Layout Guidelines* section.

10 Layout


10.1 Layout Guidelines

Layout is a critical portion of good power supply design. There are several signal paths that conduct fast changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power supplies performance.

- Minimize the loop area formed by the bypass capacitor connections and the VIN pins. See Figure 54 for a PCB layout example.
- The GND pins and AGND pin should be tied directly to the power pad under the TPS54418A device. The
 power pad should be connected to any internal PCB ground planes using multiple vias directly under the
 device. Additional vias can be used to connect the top-side ground area to the internal planes near the input
 and output capacitors. For operation at full rated load, the top-side ground area along with any additional
 internal ground planes must provide adequate heat dissipating area.
- Place the input bypass capacitor as close to the device as possible.
- Route the PH pin to the output inductor. Because the PH connection is the switching node, place the output
 inductor close to the PH pins. Minimize the area of the PCB conductor to prevent excessive capacitive
 coupling.
- The boot capacitor must also be located close to the device.
- The sensitive analog ground connections for the feedback voltage divider, compensation components, softstart capacitor and frequency set resistor should be connected to a separate analog ground trace as shown in Figure 54.
- The RT/CLK pin is particularly sensitive to noise so the RT resistor should be located as close as possible to the device and routed with minimal trace lengths.
- The additional external components can be placed approximately as shown. It is possible to obtain
 acceptable performance with alternate PCB layouts, however, this layout has been shown to produce good
 results and can be used as a guide.



10.2 Layout Example



VIA to Ground Plane

Figure 54. PCB Layout Example



11 デバイスおよびドキュメントのサポート

11.1 デバイス・サポート

11.1.1 開発サポート

SWIFTTMの他のドキュメントについては、TI Webサイトのwww.ti.com/swiftを参照してください。

11.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通 知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。 変更の 詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™オンライン・コミュニティ TIのE2E (Engineer-to-Engineer) コミュニティ。エンジニア間の共同作 業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有 し、アイディアを検討して、問題解決に役立てることができます。

設計サポート *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることが できます。技術サポート用の連絡先情報も参照できます。

SWIFT. E2E are trademarks of Texas Instruments.

11.5 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内 蔵しています。保存時または取り扱い時は、MOSゲートに対す る静電破壊を防 ▲ 上するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスに ついて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もありま す。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS54418ARTER	ACTIVE	WQFN	RTE	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	4418A	Samples
TPS54418ARTET	ACTIVE	WQFN	RTE	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	4418A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Mar-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS54418ARTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS54418ARTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS54418ARTET	WQFN	RTE	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS54418ARTET	WQFN	RTE	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



www.ti.com 23-Mar-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS54418ARTER	WQFN	RTE	16	3000	367.0	367.0	35.0
TPS54418ARTER	WQFN	RTE	16	3000	346.0	346.0	33.0
TPS54418ARTET	WQFN	RTE	16	250	210.0	185.0	35.0
TPS54418ARTET	WQFN	RTE	16	250	210.0	185.0	35.0

3 x 3, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated