TPS54719









JAJSMU6C - JUNE 2012 - REVISED SEPTEMBER 2021

TPS54719 2.95V~6V 入力、7A、同期整流降圧コンバータ

1 特長

- 2 個の 30mΩ (標準値) MOSFET により 7A の負荷で 高効率を実現
- 200kHz~2MHz のスイッチング周波数
- 広い温度範囲にわたって 0.6V ±1.5% を達成する電 圧リファレンス
- 可変スロー・スタート/シーケンシング
- **UV** および **OV** のパワー・グッド出力
- 動作時およびシャットダウン時の低い静止電流
- プリバイアスされた出力への安全なスタートアップ
- サイクル単位の電流制限、過熱保護、周波数フォール ドバック保護機能
- 動作時の接合部温度範囲:-40℃~140℃
- 熱的に強化された 3mm × 3mm の 16 ピン QFN


2 アプリケーション

- 低電圧、高密度の電源システム
- 高性能 DSP、FPGA、ASIC、マイクロプロセッサのポ イント・オブ・ロード・レギュレーション
- ブロードバンド、ネットワーク、光通信インフラ

3 概要

TPS54719 デバイスは、2 つの MOSFET を内蔵したフ ル機能の 6V、7A 同期整流降圧型電流モード・コンバー タです。

TPS54719 は MOSFET を内蔵し、電流モード制御の実 装により外付け部品数が少なく、スイッチング周波数が最 高 2MHz と高いためインダクタを小さくでき、熱的に強化



概略回路図

された小型 (3mm × 3mm) の QFN パッケージにより IC の占有面積を最小化できるため、小型の設計を実現でき ます。

TPS54719 は、温度範囲全体で精度 ±1.5% の基準電圧 (VREF) により、各種の負荷に対して正確なレギュレーショ ンを行います。

内蔵の 30mΩ MOSFET と標準値 455μA の消費電流に より、効率が最大化されます。イネーブル・ピンを使用して シャットダウン・モードに移行でき、シャットダウン時の消費 電流は 1µA に低下します。

低電圧誤動作防止は内部で 2.4V に設定されています が、イネーブル・ピンの抵抗回路でスレッショルドをプログ ラムすることにより、さらに高い電圧に設定できます。出力 電圧のスタートアップ・ランプは、スロースタート・ピンにより 制御されます。出力が公称電圧の 93%~108% の範囲 内にあるとき、オープン・ドレインのパワー・グッド信号で示 されます。


周波数のフォールドバックとサーマル・シャットダウンによ り、過電流時にデバイスが保護されます。

TPS54719 は、WEBENCH™ ソフトウェア・ツール (www.ti.com/webench) でサポートされています。

製品情報

部品番号	パッケージ ⁽¹⁾	本体サイズ (公称)
TPS54719	QFN (16)	3.00mm × 3.00mm

(1) 利用可能なすべてのパッケージについては、このデータシートの 末尾にある注文情報を参照してください。



効率と出力電流との関係



Table of Contents

Changes from Revision B (February 2016) to Revis	ion C (September 2021)	Page
4 Revision History		
7.3 Feature Description12		
7.2 Functional Block Diagram12	Information	34
7.1 Overview	12 Mechanical, Packaging, and Orderable	
7 Detailed Description11	11.5 Glossary	34
6.7 Typical Characteristics		
6.6 Timing Requirements		
6.5 Electrical Characteristics.	44.2.3.20	
6.3 Recommended Operating Conditions		
6.2 ESD Ratings	44 5 4 5 4 5 4 5 4	
6.1 Absolute Maximum Ratings4	40.01	
6 Specifications4		
5 Pin Configuration and Functions3		
4 Revision History2		
3 概要1	8.1 Application Information	
2 アプリケーション1	8 Application and Implementation	
1 特長1		16

Page
Page



5 Pin Configuration and Functions




図 5-1. 16-Pin RTE QFN Package (Top View)

表 5-1. Pin Functions

PII	N	I/O	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
AGND	5		Analog Ground should be electrically connected to GND close to the device.
воот	13	_	A bootstrap capacitor is required between BOOT and PH. If the voltage on this capacitor is below the minimum required by the BOOT UVLO, the output is forced to switch off until the capacitor is refreshed.
COMP	7	0	Error amplifier output and input to the output switch current comparator. Connect frequency compensation components to this pin.
EN	15	I	Enable pin, internal pullup current source. Pull below 1.18 V to disable. Float to enable. Can be used to set the on/off threshold (adjust UVLO) with two additional resistors.
GND	3, 4		Power Ground. This pin should be electrically connected directly to the power pad under the IC.
PH	10, 11, 12	0	The source of the internal high-side power MOSFET and drain of the internal low-side (synchronous) rectifier MOSFET.
PWRGD	14	0	An open-drain output. Asserts low if output voltage is low due to thermal shutdown, overcurrent, overvoltage/undervoltage, or EN shut down.
RT	8	1	Resistor timing
SS/TR	9	I/O	Slow start. An external capacitor connected to this pin sets the output voltage rise time. This pin can also be used for tracking.
Thermal Pad	17		GND pin should be connected to the exposed power pad for proper operation. This thermal pad should be connected to any internal PCB ground plane using multiple vias for good thermal performance.
VIN	1, 2, 16	1	Input supply voltage: 2.95 V to 6 V
VSENSE	6	I	Inverting node of the transconductance (gm) error amplifier



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
	VIN	-0.3	7	
	EN	-0.3	7	
	BOOT		PH + 8	
Input voltage	VSENSE	-0.3	3	V
Input voltage	COMP	-0.3	3] V
	PWRGD	-0.3	7	
	SS/TR	-0.3	3	
	RT	-0.3	6	
Output voltage	воот-рн		8	
	PH	-0.6	7	V
	PH 10 ns Transient	-2	7	
Source current	EN		100	
Source current	RT		100	μA
	COMP		100	μΑ
Sink current	PWRGD		10	mA
	SS/TR		100	μA
Operating Junction	on temperature, T _j	-40	140	°C
Storage tempera	ture, T _{stg}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
VIN	Supply voltage	2.95	6	V
	EN	0	6	
Innut valtage	PWRGD	0	6	V
Input voltage	SS/RT	0	2.7	V
	RT	0	5.5	
T _A	Operating free-air temperature	-40	85	°C

Product Folder Links: TPS54719



6.4 Thermal Information

	THERMAL METRIC (1)		UNITS
	THERWAL WETRIC (*)	RTE (16 PINS)	UNITS
$R_{\theta JA}$	Junction-to-ambient thermal resistance (standard board)	49.1	
$R_{\theta JA}$	Junction-to-ambient thermal resistance (custom board) ⁽²⁾	37.0	
Ψ _J T	Junction-to-top characterization parameter	0.7	
ΨЈВ	Junction-to-board characterization parameter	21.8	°C/W
R ₀ JC(top)	Junction-to-case(top) thermal resistance	50.7	
R ₀ JC(bot)	Junction-to-case(bottom) thermal resistance	7.5	
$R_{\theta JB}$	Junction-to-board thermal resistance	21.8	

- (1) Power rating at a specific ambient temperature T_A should be determined with a junction temperature of 140°C. This is the point where distortion starts to substantially increase. See power dissipation estimate in the application section of this data sheet for more information.
- (2) Test boards conditions:
 - a. 2 inches x 2 inches, 4 layers, thickness: 0.062 inch
 - b. 2 oz. copper traces located on the top of the PCB
 - c. 2 oz. copper ground planes on the 2 internal layers and bottom layer
 - d. 4 thermal vias (10mil) located under the device package

6.5 Electrical Characteristics

 T_J = -40°C to 140°C, V_{IN} = 2.95 to 6 V (unless otherwise noted)

DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE (VIN PIN)				'	
Operating input voltage		2.95		6	V
Internal undervoltage lockout threshold	Rising V _{IN}		2.4	2.8	V
Internal UVLO hysteresis			0.2		V
Shutdown supply current	EN = 0 V, 2.95 V ≤ VIN ≤ 6 V		1	5	μA
Quiescent current – I _q	V_{SENSE} = 620 mV, RT = 84 k Ω		455	550	μA
ENABLE AND UVLO (EN PIN)				'	
Enable threshold	Rising	1.16	1.25	1.37	V
	Falling		1.18		
Innut ourrent	Enable threshold + 50 mV		-3.6		
Input current	Enable threshold – 50 mV		-0.7		μA
VOLTAGE REFERENCE (VSENSE PIN)		•		'	
Voltage reference	2.95 V ≤ V _{IN} ≤ 6 V, −40°C <t<sub>J < 140°C</t<sub>	0.591	0.600	0.609	V
voltage reference	25°C	0.594	0.600	0.606	V
MOSFET				'	
High aids switch registance	BOOT-PH = 5 V; T _J = 25°C		26	60	mΩ
High-side switch resistance	BOOT-PH = 2.95 V; T _J = 25°C		35	70	11122
Low-side switch resistance	V _{IN} = 5 V; T _J = 25°C		26	60	mΩ
Low-side switch resistance	V _{IN} = 2.95 V; T _J = 25°C		35	70	11122
ERROR AMPLIFIER				'	
Input current			50		nA
Error amplifier transconductance (gm)	-2 μA < I _(COMP) < 2 μA, V _(COMP) = 1 V		250		µmhos
Error amplifier transconductance (gm) during slow start	$-2 \mu A < I_{(COMP)} < 2 \mu A, V_{(COMP)} = 0.9 V,$ Vsense = 0.3 V		85		µmhos
Error amplifier source/sink	V _(COMP) = 1 V, 100 mV overdrive		±20		μA
COMP to Iswitch gm			25		A/V



 $T_J = -40$ °C to 140°C, $V_{IN} = 2.95$ to 6 V (unless otherwise noted)


	8.5	10.5		Α
	-1.5	-2.7		Α
	150	155		°C
		7.5		°C
			'	
	200		2000	kHz
= 84 kΩ	400	490	600	kHz
			'	
= 5 V		15		Ω
= 2.95 V		2.1	2.75	V
) = 0.3 V		2.4		μΑ
_{TR} = 0.3 V		73	115	mV
nominal		0.87		V
NSE = 0 V, V _{SS} = 0.3 V		70		μΑ
NSE = 0 V		80		mV
= 5 V, V _(SS) = 0.5 V		1.2		mA
NSE rising (Good)		93		% Vref
NSE rising (Fault)		110		% Vref
NSE falling		2		% Vref
NSE = VREF, V _(PWRGD) = 5.5 V	,	100		nA
= 5 V, T _J = 25°C		78		Ω
_{/RGD)} < 0.5 V at 100 μA			0.8	V
	= 5 V = 2.95 V D ₁ = 0.3 V D _R = 0.3 V nominal NSE = 0 V, V _{SS} = 0.3 V NSE = 0 V = 5 V, V _(SS) = 0.5 V NSE rising (Good) NSE rising (Fault) NSE falling NSE = VREF, V _(PWRGD) = 5.5 V = 5 V, T _J = 25°C	150 200 884 kΩ 400 150 150 200 884 kΩ 400 150 150 150 150 150 150 150	-1.5 -2.7 150 155 7.5 200 84 kΩ 400 490 = 5 V 15 = 2.95 V 2.1 = 0.3 V 73 nominal 0.87 NSE = 0 V, V _{SS} = 0.3 V 70 NSE = 0 V 80 = 5 V, V _(SS) = 0.5 V 1.2 NSE rising (Good) 93 NSE rising (Fault) 110 NSE falling 2 NSE = VREF, V _(PWRGD) = 5.5 V 100 = 5 V, T _J = 25°C 78	150 155 7.5

6.6 Timing Requirements


DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
PH (PH PIN)					
Minimum on time	Measured at 50% points on PH, VIN = 5 V, IOUT = 500 mA		100		ns
Minimum on time	Measured at 50% points on PH, VIN = 5 V, IOUT = 7 A		64		ns
Minimum off time	Prior to skipping off pulses, BOOT-PH = 2.95 V, I _{OUT} = 4 A 0			ns	
Rise/fall time	V _{IN} = 5 V		1.5		V/ns
Dead time	Prior to skipping off pulses. BOOT-PH = 2.95 V, I _{OUT} = 4 A		70		ns

Product Folder Links: TPS54719


6.7 Typical Characteristics


















7 Detailed Description

7.1 Overview

The TPS54719 is a 6-V, 7-A, synchronous step-down (buck) converter with two integrated n-channel MOSFETs. To improve performance during line and load transients, the device implements a constant frequency, peak current mode control, which reduces output capacitance and simplifies external frequency compensation design. The wide switching frequency of 200 kHz to 2000 kHz allows for efficiency and size optimization when selecting the output filter components. The switching frequency is adjusted using a resistor to ground on the RT pin.

The TPS54719 has a typical default start-up voltage of 2.4 V. The EN pin has an internal pullup current source that can be used to adjust the input voltage undervoltage lockout (UVLO) with two external resistors. In addition, the pullup current provides a default condition when the EN pin is floating for the device to operate. The total operating current for the TPS54719 is 455 μ A when not switching and under no load. When the device is disabled, the supply current is less than 5 μ A.

The integrated 30-m Ω MOSFETs allow for high efficiency power supply designs with continuous output currents up to 7 amperes.

The TPS54719 reduces the external component count by integrating the boot recharge diode. The bias voltage for the integrated high-side MOSFET is supplied by a capacitor on the BOOT to PH pin. The boot capacitor voltage is monitored by an UVLO circuit and turns off the high-side MOSFET when the voltage falls below a preset threshold. This BOOT circuit allows the TPS54719 to operate approaching 100%. The output voltage can be stepped down to as low as the 0.6-V reference.

The TPS54719 has a power-good comparator (PWRGD) with 2% hysteresis.

The TPS54719 minimizes excessive output overvoltage transients by taking advantage of the overvoltage power-good comparator. When the regulated output voltage is greater than 110% of the nominal voltage, the overvoltage comparator is activated, and the high-side MOSFET is turned off and masked from turning on until the output voltage is lower than 108%.

The SS/TR pin is used to minimize inrush currents or provide power supply sequencing during power up. A small value capacitor should be coupled to the pin for slow start. The SS/TR pin is discharged before the output power up to make sure there is a repeatable restart after an over-temperature fault, UVLO fault, or disabled condition.


The use of a frequency foldback circuit reduces the switching frequency during start-up and overcurrent fault conditions to help limit the inductor current.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Fixed Frequency PWM Control

The TPS54719 uses an adjustable fixed frequency, peak current mode control. The output voltage is compared through external resistors on the VSENSE pin to an internal voltage reference by an error amplifier, which drives the COMP pin. An internal oscillator initiates the turn on of the high-side power switch. The error amplifier output is compared to the high-side power switch current. When the power switch current reaches the COMP voltage level, the high-side power switch is turned off and the low-side power switch is turned on. The COMP pin voltage increases and decreases as the output current increases and decreases. The device implements a current limit by clamping the COMP pin voltage to a maximum level and also implements a minimum clamp for improved transient response performance.

7.3.2 Slope Compensation And Output Current

The TPS54719 adds a compensating ramp to the switch current signal. This slope compensation prevents subharmonic oscillations as duty cycle increases. The available peak inductor current remains constant over the full duty cycle range.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

7.3.3 Bootstrap Voltage (Boot) And Low Dropout Operation

The TPS54719 has an integrated boot regulator and requires a small ceramic capacitor between the BOOT and PH pin to provide the gate drive voltage for the high-side MOSFET. The value of the ceramic capacitor should be 0.1 μ F. A ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating of 10 V or higher is recommended because of the stable characteristics over temperature and voltage.

To improve dropout, the TPS54719 is designed to operate at 100% duty cycle as long as the BOOT to PH pin voltage is greater than 2.1 V, typically. The high-side MOSFET is turned off using an UVLO circuit, allowing for the low-side MOSFET to conduct when the voltage from BOOT to PH drops below 2.1 V. Since the supply current sourced from the BOOT pin is very low, the high-side MOSFET can remain on for more switching cycles than are required to refresh the capacitor, thus the effective duty cycle of the switching regulator is very high.

7.3.4 Error Amplifier

The TPS54719 has a transconductance amplifier. The error amplifier compares the VSENSE voltage to the lower of the SS/TR pin voltage or the internal 0.6-V voltage reference. The transconductance of the error amplifier is 250 μ A/V during normal operation. When the voltage of VSENSE pin is below 0.6 V and the device is regulating using the SS/TR voltage, the gm is 85 μ A/V. The frequency compensation components are placed between the COMP pin and ground.

7.3.5 Voltage Reference

The voltage reference system produces a precise ±1.5% voltage reference over temperature by scaling the output of a temperature stable bandgap circuit. The bandgap and scaling circuits produce 0.6 V at the non-inverting input of the error amplifier.

7.3.6 Adjusting The Output Voltage

The output voltage is set with a resistor divider from the output node to the VSENSE pin. It is recommended to use divider resistors with 1% tolerance or better. Start with a 100 k Ω for the R1 resistor and use the \pm 1 to calculate R2. To improve efficiency at very light loads consider using larger value resistors. If the values are too high the regulator is more susceptible to noise and voltage errors from the VSENSE input current are noticeable.

$$R2 = R1 \times \left(\frac{0.6 \text{ V}}{\text{V}_{\text{O}} - 0.6 \text{ V}}\right) \tag{1}$$

$$V_{\text{O}}$$

$$R1$$

$$V_{\text{SENSE}}$$

$$R2$$

☑ 7-1. Voltage Divider Circuit

7.3.7 Enable and Adjusting Undervoltage Lockout

The TPS54719 is disabled when the VIN pin voltage falls below 2.2 V. If an application requires a higher undervoltage lockout (UVLO), use the EN pin as shown in \boxtimes 7-2 to adjust the input voltage UVLO by using two external resistors. It is recommended to use the enable resistors to set the UVLO falling threshold (V_{STOP}) above 2.7 V. The rising threshold (V_{START}) should be set to provide enough hysteresis to allow for any input supply variations. The EN pin has an internal pullup current source that provides the default condition of the TPS54719 operating when the EN pin floats. Once the EN pin voltage exceeds 1.25 V, an additional 2.9 μ A of hysteresis is

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

added. When the EN pin is pulled below 1.18 V, the 2.9 μ A is removed. This additional current facilitates input voltage hysteresis.




図 7-2. Adjustable Undervoltage Lockout

$$R1 = \frac{V_{START} \left(\frac{V_{ENFALLING}}{V_{ENRISING}} \right) - V_{STOP}}{I_{P} \left(1 - \frac{V_{ENFALLING}}{V_{ENRISING}} \right) + I_{h}}$$
(2)

$$R2 = \frac{R1 \times V_{ENFALLING}}{V_{STOP} - V_{ENFALLING} + R1(I_P + I_h)}$$
(3)

where:

- $I_h = 2.9 \, \mu A$
- $I_P = 0.7 \, \mu A$
- V_{ENRISING} = 1.25 V
- V_{ENFALLING} = 1.18 V

7.3.8 Slow Start/Tracking Pin

The TPS54719 regulates to the lower of the SS/TR pin and the internal reference voltage. A capacitor on the SS/TR pin to ground implements a slow start time. The TPS54719 has an internal pullup current source of 2.4 μ A, which charges the external slow-start capacitor. \pm 4 calculates the required slow-start capacitor value.

$$Css(nF) = \frac{Tss(mS) \times Iss(\mu A)}{Vref(V)}$$
(4)

where:

- · Tss is the desired slow-start time in ms
- Iss is the internal slow start charging current of 2.4 μA
- Vref is the internal voltage reference of 0.6 V

If during normal operation, VIN goes below the UVLO, the EN pin pulled below 1.18 V, or a thermal shutdown event occurs, the TPS54719 stops switching and the SS/TR is discharged to 0 volts before reinitiating a power-up sequence.

7.3.9 Sequencing

Many of the common power supply sequencing methods can be implemented using the SS/TR, EN, and PWRGD pins. The sequential method can be implemented using an open-drain or collector output of a power on reset pin of another device. ☑ 7-3 shows the sequential method. The power good is coupled to the EN pin on the TPS54719, which enables the second power supply once the primary supply reaches regulation.

Ratio-metric start-up can be accomplished by connecting the SS/TR pins together. The regulator outputs ramp up and reach regulation at the same time. When calculating the slow start time, the pullup current source must be doubled in ± 4 . The ratio metric method is illustrated in ± 7.5 .




図 7-3. Sequential Start-Up Sequence




図 7-4. Sequential Start-Up Using EN And PWRGD




図 7-5. Schematic For Ratio-Metric Start-Up Sequence




図 7-6. Ratio-Metric Start-Up With V_{OUT1} Leading V_{OUT2}

Ratio-metric and simultaneous power supply sequencing can be implemented by connecting the resistor network of R1 and R2 shown in \boxtimes 7-5 to the output of the power supply that needs to be tracked or another voltage reference source. Using \precsim 5 and \precsim 6, the tracking resistors can be calculated to initiate the V_{OUT2} slightly before, after, or at the same time as V_{OUT1} . \precsim 7 is the voltage difference between V_{OUT1} and V_{OUT2} . The ΔV variable is zero volts for simultaneous sequencing. To minimize the effect of the inherent SS/TR to VSENSE offset (Vssoffset) in the slow start circuit and the offset created by the pullup current source (Iss) and tracking

resistors, the Vssoffset and Iss are included as variables in the equations. To design a ratio-metric start-up in which the V_{OUT2} voltage is slightly greater than the V_{OUT1} voltage when V_{OUT2} reaches regulation, use a negative number in $\not\equiv$ 5 through $\not\equiv$ 7 for ΔV . $\not\equiv$ 7 will result in a positive number for applications where the V_{OUT2} is slightly lower than V_{OUT1} when V_{OUT2} regulation is achieved. As the SS/TR voltage becomes more than 85% of the nominal reference voltage, the Vssoffset becomes larger as the slow start circuits gradually handoff the regulation reference to the internal voltage reference. The SS/TR pin voltage needs to be greater than 0.87 V for a complete handoff to the internal voltage reference as shown in \boxtimes 7-6.


$$R1 = \frac{Vout2 + \Delta V}{Vref} \times \frac{Vssoffset}{Iss}$$
 (5)

$$R2 = \frac{\text{Vref} \times R1}{\text{Vout2} + \Delta V - \text{Vref}}$$
 (6)

$$\Delta V = Vout1 - Vout2 \tag{7}$$

where:

- V_{OUT2} is the regulated output of IC2
- V_{OUT1} is the output of IC1 at the moment IC2 just reaches its regulation



7.4 Device Functional Modes

7.4.1 Constant Switching Frequency And Timing Resistor (RT Pin)

The switching frequency of the TPS54719 is adjustable over a wide range from 200 kHz to 2000 kHz by placing a maximum of 218 k Ω and minimum of 16.9 k Ω , respectively, on the RT pin. An internal amplifier holds this pin at a fixed voltage when using an external resistor to ground to set the switching frequency. The RT is typically 0.5 V. To determine the timing resistance for a given switching frequency, use the curve in \boxtimes 6-12 or \rightrightarrows 8.

RT
$$(k\Omega) = 84145 \times F_{SW}(kHz)^{-1.121}$$
 (8)

$$Fsw(kHz) = 24517 \times RT(k\Omega)^{-0.89}$$

(9)

To reduce the solution size, one would typically set the switching frequency as high as possible, but tradeoffs of the efficiency, maximum input voltage, and minimum controllable on time should be considered.

The minimum controllable on time is typically 64 ns at full current load and 100 ns at no load, and limits the maximum operating input voltage or output voltage.

7.4.2 Overcurrent Protection

The TPS54719 implements a cycle-by-cycle current limit. During each switching cycle, the high-side switch current is compared to the voltage on the COMP pin. When the instantaneous switch current intersects the COMP voltage, the high-side switch is turned off. During overcurrent conditions that pull the output voltage low, the error amplifier responds by driving the COMP pin high, increasing the switch current. The error amplifier output is clamped internally. This clamp functions as a switch current limit.

7.4.3 Frequency Shift

To operate at high switching frequencies and provide protection during overcurrent conditions, the TPS54719 implements a frequency shift. If frequency shift was not implemented, during an overcurrent condition, the low-side MOSFET may not be turned off long enough to reduce the current in the inductor, causing a current runaway. With frequency shift, during an overcurrent condition, the switching frequency is reduced from 100%, then 50%, then 25% as the voltage decreases from 0.6 to 0 volts on VSENSE pin to allow the low-side MOSFET to be off long enough to decrease the current in the inductor. During start-up, the switching frequency increases as the voltage on VSENSE increases from 0 to 0.6 volts. See \boxtimes 6-13 for details.

7.4.4 Reverse Overcurrent Protection

The TPS54719 implements low-side current protection by detecting the voltage across the low-side MOSFET. When the converter sinks current through its low-side FET, the control circuit turns off the low-side MOSFET if the reverse current is more than 2.7 A. By implementing this additional protection scheme, the converter is able to protect itself from excessive current during power cycling and start-up into pre-biased outputs.

7.4.5 Power Good (PWRGD Pin)

The PWRGD pin output is an open-drain MOSFET. The output is pulled low when the VSENSE voltage enters the fault condition by falling below 91% or rising above 110% of the nominal internal reference voltage. There is a 2% hysteresis on the threshold voltage, so when the VSENSE voltage rises to the good condition above 93% or falls below 108% of the internal voltage reference the PWRGD output MOSFET is turned off. It is recommended to use a pullup resistor between the values of 1 k Ω and 100 k Ω to a voltage source that is 6 V or less. The PWRGD is in a valid state once the VIN input voltage is greater than 0.8 V, typically.

7.4.6 Overvoltage Transient Protection

The TPS54719 incorporates an overvoltage transient protection (OVTP) circuit to minimize voltage overshoot when recovering from output fault conditions or strong unload transients. The OVTP feature minimizes the output overshoot by implementing a circuit to compare the VSENSE pin voltage to the OVTP threshold, which is 110% of the internal voltage reference. If the VSENSE pin voltage is greater than the OVTP threshold, the high-side MOSFET is disabled, preventing current from flowing to the output and minimizing output overshoot. When the VSENSE voltage drops lower than the OVTP threshold, which is 108% of the internal voltage reference, the high-side MOSFET is allowed to turn on the next clock cycle.

7.4.7 Thermal Shutdown

The device implements an internal thermal shutdown to protect itself if the junction temperature exceeds 155°C. The thermal shutdown forces the device to stop switching when the junction temperature exceeds the thermal trip threshold. Once the die temperature decreases below 147.5°C, the device reinitiates the power-up sequence by discharging the SS/TR pin to 0 volts. The thermal shutdown hysteresis is 7.5°C.

7.4.8 Small Signal Model For Loop Response

 $\ensuremath{\mathbb{Z}}$ 7-9 shows an equivalent model for the TPS54719 control loop, which can be modeled in a circuit simulation program to check frequency response and dynamic load response. The error amplifier is a transconductance amplifier with a gm of 250 μ A/V. The error amplifier can be modeled using an ideal voltage controlled current source. The resistor Ro and capacitor Co model the open loop gain and frequency response of the amplifier. The 1-mV AC voltage source between the nodes a and b effectively breaks the control loop for the frequency response measurements. Plotting a/c shows the small signal response of the frequency compensation. Plotting a/b shows the small signal response of the overall loop. The dynamic loop response can be checked by replacing the R_L with a current source with the appropriate load step amplitude and step rate in a time domain analysis.




図 7-9. Small Signal Model For Loop Response

7.4.9 Simple Small Signal Model For Peak Current Mode Control

⊠ 7-9 is a simple small signal model that can be used to understand how to design the frequency compensation. The TPS54719 power stage can be approximated to a voltage controlled current source (duty cycle modulator) supplying current to the output capacitor and load resistor. The control to output transfer function is shown in ₹ 10 and consists of a dc gain, one dominant pole, and one ESR zero. The quotient of the change in switch current and the change in COMP pin voltage (node c in ☒ 7-9) is the power stage transconductance. The gm for the TPS54719 is 25 A/V. The low frequency gain of the power stage frequency response is the product of the transconductance and the load resistance as shown in ₹ 11. As the load current increases and decreases, the low frequency gain decreases and increases, respectively. This variation with load can seem problematic at first glance, but the dominant pole moves with load current [see ₹ 12]. The combined effect is highlighted by the dashed line in the right half of ☒ 7-10. As the load current decreases, the gain increases and the pole frequency lowers, keeping the 0-dB crossover frequency the same for the varying load conditions which makes it easier to design the frequency compensation.




図 7-10. Simple Small Signal Model And Frequency Response For Peak Current Mode Control

$$\frac{\text{vo}}{\text{vc}} = \text{Adc} \times \frac{\left(1 + \frac{\text{s}}{2\pi \times fz}\right)}{\left(1 + \frac{\text{s}}{2\pi \times fp}\right)}$$
(10)

$$Adc = gm_{ps} \times R_{L}$$
 (11)

$$fp = \frac{1}{C_{OUT} \times R_{L} \times 2\pi}$$
 (12)

$$fz = \frac{1}{C_{OUT} \times R_{ESR} \times 2\pi}$$
 (13)

7.4.10 Small Signal Model For Frequency Compensation

The TPS54719 uses a transconductance amplifier for the error amplifier and readily supports two of the commonly used frequency compensation circuits. The compensation circuits are shown in \boxtimes 7-11. The Type 2 circuits are most likely implemented in high bandwidth power supply designs using low-ESR output capacitors. In Type 2A, one additional high frequency pole is added to attenuate high frequency noise.




図 7-11. Types Of Frequency Compensation

The design guidelines for TPS54719 loop compensation are as follows:

1. The modulator pole, fpmod, and the esr zero, fz1, must be calculated using 式 14 and 式 15. Derating the output capacitor (C_{OUT}) can be needed if the output voltage is a high percentage of the capacitor rating. Use the capacitor manufacturer information to derate the capacitor value. Use 式 16 and 式 17 to estimate a starting point for the crossover frequency, fc. 式 16 is the geometric mean of the modulator pole and the esr

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



zero and \pm 17 is the mean of modulator pole and the switching frequency. Use the lower value of \pm 16 or \pm 17 as the maximum crossover frequency.

$$fp \bmod = \frac{Ioutmax}{2\pi \times Vout \times Cout}$$
 (14)

$$fz \mod = \frac{1}{2\pi \times Resr \times Cout}$$
 (15)

$$f_{\rm C} = \sqrt{f p \, \text{mod} \times f z \, \text{mod}} \tag{16}$$

$$f_{\rm C} = \sqrt{f p \, \text{mod} \times \frac{f \text{sw}}{2}} \tag{17}$$

2. R3 can be determined by

$$R3 = \frac{2\pi \times fc \times Vo \times C_{OUT}}{gm_{ea} \times Vref \times gm_{ps}}$$
(18)

where:

- gm_{ea} is the amplifier gain (250 μA/V)
- gm_{ps} is the power stage gain (25 A/V)
- 3. Place a compensation zero at the dominant pole $fp = \frac{1}{C_{OUT} \times R_L \times 2\pi}$. C1 can be determined by

$$C1 = \frac{R_L \times C_{OUT}}{R3}$$
 (19)

4. C2 is optional. It can be used to cancel the zero from the ESR of Co.

$$C2 = \frac{Resr \times C_{OUT}}{R3}$$
 (20)

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

8 Application and Implementation

Note


以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 Application Information

This example details the design of a high frequency switching regulator design using ceramic output capacitors. This design is available as the PWR037-002 evaluation module (EVM). A few parameters must be known in order to start the design process. These parameters are typically determined on the system level.

8.2 Typical Application

8.2.1 High Frequency, 1.8-V Output Power Supply Design With Adjusted UVLO



8.2.2 Design Requirements

For this example, start with the following known parameters:

DESIGN PARAMETER	VALUE
Output Voltage	1.8 V
Transient Response 1.75 to 5.25 A load step	ΔVout = 6 %
Maximum Output Current	7 A
Input Voltage	3 V - 6 V
Output Voltage Ripple	< 30 mV p-p
Start Input Voltage (rising VIN)	2.9 V
Stop Input Voltage (falling VIN)	2.66 V
Switching Frequency (Fsw)	500 kHz

8.2.3 Detailed Design Procedure

8.2.3.1 Selecting The Switching Frequency

The first step is to decide on a switching frequency for the regulator. Typically, the user wants to choose the highest switching frequency possible since this produces the smallest solution size. The high switching frequency allows for lower valued inductors and smaller output capacitors compared to a power supply that switches at a lower frequency. However, the highest switching frequency causes extra switching losses, which hurt the performance of the converter. The converter is capable of running from 200 kHz to 2 MHz. Unless a small solution size is an ultimate goal, a moderate switching frequency of 500 kHz is selected to achieve both a small solution size and a high efficiency operation. Using \pm 8, R4 is calculated to be 77.8 k Ω . A standard 1% 78.7-k Ω value was chosen in the design.

8.2.3.2 Output Inductor Selection

The inductor selected works for the entire TPS54719 input voltage range. To calculate the value of the output inductor, use $\not\equiv$ 21. K_{IND} is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. The inductor ripple current is filtered by the output capacitor. Therefore, choosing high inductor ripple currents impacts the selection of the output capacitor since the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current. In general, the inductor ripple value is at the discretion of the designer; however, K_{IND} is normally from 0.1 to 0.3 for the majority of applications.

For this design example, use $K_{IND} = 0.3$ and the minimum inductor value is calculated to be 1.2 μ H. For this design, a larger standard value of 1.5 μ H was chosen. For the output filter inductor, it is important that the RMS current and saturation current ratings not be exceeded. The RMS and peak inductor current can be found from \pm 23 and \pm 24.

For this design, the RMS inductor current is 7.017 A and the peak inductor current is 7.84 A. The chosen inductor is a Würth 744311150 1.5 μ H. It has a saturation current rating of 14 A (30% inductance loss) and an RMS current rating of 11 A (40 °C temperature rise). The series resistance is 6.6 m Ω typical.

The current flowing through the inductor is the inductor ripple current plus the output current. During power up, faults, or transient load conditions, the inductor current can increase above the calculated peak inductor current level calculated above. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the switch current limit rather than the peak inductor current.

$$L1 = \frac{Vinmax - Vout}{Io \times Kind} \times \frac{Vout}{Vinmax \times fsw}$$
(21)

Iripple =
$$\frac{\text{Vinmax} - \text{Vout}}{\text{L1}} \times \frac{\text{Vout}}{\text{Vinmax} \times f\text{sw}}$$
 (22)

ILrms =
$$\sqrt{\log^2 + \frac{1}{12} \times \left(\frac{\text{Vo} \times (\text{Vinmax} - \text{Vo})}{\text{Vinmax} \times \text{L1} \times f\text{sw}}\right)^2}$$
 (23)

$$ILpeak = lout + \frac{Iripple}{2}$$
 (24)

8.2.3.3 Output Capacitor

There are three primary considerations for selecting the value of the output capacitor. The output capacitor determines the modulator pole, the output voltage ripple, and how the regulator responds to a large change in load current. The output capacitance needs to be selected based on the more stringent of these three criteria.

The desired response to a large change in the load current is the first criteria. The output capacitor needs to supply the load with current when the regulator can not. This situation would occur if there are desired hold-up times for the regulator where the output capacitor must hold the output voltage above a certain level for a specified amount of time after the input power is removed. The regulator is temporarily not able to supply sufficient output current if there is a large, fast increase in the current needs of the load, such as transitioning from no load to a full load. The regulator response to the load step change is limited by the control loop bandwidth, F_{CO} . The output capacitor must be sized to supply the extra current without excessive output voltage drop until the control loop can respond to the load change. \not 25 shows the minimum output capacitance necessary for an instantaneous load step change. Practical circuits will have a slew rate limited load step and will typically require less capacitance.

For this example, the transient load response is specified as a 6% change in Vout for a load step from 1.75 A (25%) to 5.25 A (75%), and Δ Vout = 0.06 × 1.8 = 108 mV. For a load step slew rate of 30 mA / μ sec, 2 × 22 μ F is sufficient to meet the voltage drop requirement. The ESR of the output capacitor is ignored as the ESR of ceramic capacitors is small.

式 26 calculates the minimum output capacitance needed to meet the output voltage ripple specification. In this case, the maximum output voltage ripple is 30 mV. Under this requirement, 式 26 yields 14 μ F.

$$Co > \frac{\Delta I_{OUT}}{F_{CO} \times \Delta V_{OUT}}$$
 (25)

$$Co > \frac{1}{8 \times fsw} \times \frac{1}{\frac{Voripple}{Iripple}}$$
 (26)

where:

- Δlout is the change in output current
- Fsw is the regulators switching frequency
- ΔVout is the allowable change in the output voltage
- · Vripple is the maximum allowable output voltage ripple
- · Iripple is the inductor ripple current

式 27 calculates the maximum ESR an output capacitor can have to meet the output voltage ripple specification. 式 27 indicates the ESR should be less than 28.6 m Ω . In this case, the ESR of the ceramic capacitor is much less than 17.9 m Ω .

Additional capacitance de-ratings for aging, temperature and DC bias should be factored in which increases this minimum value. For this example, two 22- μ F 10-V X5R ceramic capacitors with 3 m Ω of ESR are used.

Capacitors generally have limits to the amount of ripple current they can handle without failing or producing excess heat. An output capacitor that can support the inductor ripple current must be specified. Some capacitor data sheets specify the RMS (Root Mean Square) value of the maximum ripple current. 式 28 can be used to calculate the RMS ripple current the output capacitor needs to support. For this application. 式 28 yields 485 mA.

$$Icorms = \frac{Vout \times (Vinmax - Vout)}{\sqrt{12} \times Vinmax \times L1 \times fsw}$$
(28)

8.2.3.4 Input Capacitor

The TPS54719 requires a high quality ceramic, type X5R or X7R, input decoupling capacitor of at least 10 μ F of effective capacitance and in some applications a bulk capacitance. The effective capacitance includes any DC bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple of the TPS54719. The input ripple current can be calculated using \npreceq 29.

The value of a ceramic capacitor varies significantly over temperature and the amount of DC bias applied to the capacitor. The capacitance variations due to temperature can be minimized by selecting a dielectric material that is stable over temperature. X5R and X7R ceramic dielectrics are usually selected for power regulator capacitors because they have a high capacitance to volume ratio and are fairly stable over temperature. The output capacitor must also be selected with the DC bias taken into account. The capacitance value of a capacitor decreases as the DC bias across a capacitor increases.

For this example design, ceramic capacitors with at least a 10-V voltage rating are required to support the maximum input voltage. For this example, two 10- μ F and one 0.1- μ F, 10-V capacitors in parallel have been selected. The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using \pm 30. Using the design example values, loutmax = 7 A, Cin = 20 μ F, and Fsw = 500 kHz, yields an input voltage ripple of 174 mV and a rms input ripple current of 3.43 A.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



$$Icirms = Iout \times \sqrt{\frac{Vout}{Vinmin} \times \frac{(Vinmin - Vout)}{Vinmin}}$$
(29)

$$\Delta V in = \frac{loutmax \times 0.25}{Cin \times fsw}$$
(30)

8.2.3.5 Slow-Start Capacitor

The slow-start capacitor determines the minimum amount of time it takes for the output voltage to reach its nominal programmed value during power up. This is useful if a load requires a controlled voltage slew rate. This is also used if the output capacitance is very large and would require large amounts of current to quickly charge the capacitor to the output voltage level. The large currents necessary to charge the capacitor can make the TPS54719 reach the current limit or excessive current draw from the input power supply can cause the input voltage rail to sag. Limiting the output voltage slew rate solves both of these problems.

The slow-start capacitor value can be calculated using \pm 4. For the example circuit, the slow-start time is not too critical since the output capacitor value is 2 × 22 μ F, which does not require much current to charge to 1.8 V. The example circuit has the slow start time set to an arbitrary value of 2.5 ms, which requires a 10-nF capacitor. In TPS54719, Iss is 2.4 μ A and Vref is 0.6 V.

8.2.3.6 Bootstrap Capacitor Selection

A 0.1-µF ceramic capacitor must be connected between the BOOT to PH pin for proper operation. It is recommended to use a ceramic capacitor with X5R or better grade dielectric. The capacitor should have 10-V or higher voltage rating.

8.2.3.7 Undervoltage Lockout Set Point

The Undervoltage Lockout (UVLO) can be adjusted using an external voltage divider on the EN pin of the TPS54719. The UVLO has two thresholds: one for power up when the input voltage is rising and one for power down or brown outs when the input voltage is falling. For the example design, the supply should turn on and start switching once the input voltage increases above 2.794 V (V_{START}). After the regulator starts switching, it should continue to do so until the input voltage falls below 2.595 V (V_{STOP}).

The programmable UVLO and enable voltages are set using a resistor divider between Vin and ground to the EN pin. \pm 2 and \pm 3 can be used to calculate the resistance values necessary. From \pm 2 and \pm 3, a 14.3 kΩ between VIN and EN and a 11.5 kΩ between EN and ground are required to produce the 2.794 and 2.595 volt start and stop voltages.

8.2.3.8 Output Voltage And Feedback Resistors Selection

For the example design, 20.0 kΩ was selected for R6. Using \pm 31, R7 is calculated as 10.0 kΩ.

$$R7 = \frac{\text{Vref}}{\text{Vo - Vref}} R6 \tag{31}$$

Due to the internal design of the TPS54719, there is a minimum output voltage limit for any given input voltage. The output voltage can never be lower than the internal voltage reference of 0.6 V. Above 0.6 V, the output voltage may be limited by the minimum controllable on time. The minimum output voltage in this case is given by 式 32.

$$V_{OUT(MIN)} = V_{IN} \left(\frac{t_{ON}}{t_{S}} \right) - I_{OUT} \left(R_{DS} + R_{L} \right) - \left(0.7V - \left(I_{OUT} \times R_{DS} \right) \right) \frac{t_{DEAD}}{t_{S}}$$
(32)

where:

- V_{OUT(MIN)} = minimum achievable output voltage
- t_{ON} = minimum controllable on time (64 ns 100 nsec typical)

www.tij.co.jp

- $t_S = 1/f_{SW}$ (switching frequency)
- t_{DEAD} = dead time (70 nsec typical)
- V_{IN} = maximum input voltage
- R_{DS} = minimum high side MOSFET on resistance (26 35 mΩ)
- I_{OUT} = minimum load current
- R_I = series resistance of output inductor

There is also a maximum achievable output voltage which is limited by the minimum off time. The maximum output voltage is given by ± 33

$$V_{OUT(MAX)} = V_{IN} \left(1 - \frac{t_{OFF}}{t_{S}} \right) - I_{OUT} \left(R_{DS} + R_{L} \right) - \left(V_{IN} + 0.7V - \left(I_{OUT} \times R_{DS} \right) \right) \frac{t_{DEAD}}{t_{S}}$$
(33)

where:

- V_{OUT(MAX)} = maximum achievable output voltage
- $t_S = 1/f_{SW}$ (switching frequency)
- t_{OFF} = minimum off time (0 nsec typical)
- t_{DEAD} = dead time (70 nsec typical)
- V_{IN} = minimum input voltage
- I_{OUT} = maximum load current
- R_{DS} = maximum high side MOSFET on resistance (60 70 mΩ)
- R_I = series resistance of output inductor

8.2.3.9 Compensation

There are several possible methods to design closed loop compensation for dc/dc converters. For the ideal current mode control, the design equations can be easily simplified. The power stage gain is constant at low frequencies, and rolls off at -20 dB/decade above the modulator pole frequency. The power stage phase is 0 degrees at low frequencies and starts to fall one decade below the modulator pole frequency reaching a minimum of -90 degrees one decade above the modulator pole frequency. The modulator pole is a simple pole shown in 34.

$$fp \ mod = \frac{loutmax}{2\pi \times Vout \times Cout}$$
 (34)

For the TPS54719, most circuits will have relatively high amounts of slope compensation. As more slope compensation is applied, the power stage characteristics will deviate from the ideal approximations. The phase loss of the power stage will now approach -180 degrees, making compensation more difficult. The power stage transfer function can be solved but it is a tedious hand calculation that does not lend itself to simple approximations. It is best to use Pspice or TINA-TI to accurately model the power stage gain and phase so that a reliable compensation circuit can be designed. That is the technique used in this design procedure. Using the pspice model of (insert link here). Apply the values calculated previously to the output filter components of L1, C9 and C10. Set Rload to the appropriate value. For this design, L1 = 1.5 μ H. C9 and C10 are set to 22 μ F each, and the ESR is set to 3 m Ω . The Rload resistor is 1.8 V / 3.5 A = 514 m Ω for one half rated load. Now the power stage characteristic can be plotted as shown in \mathbb{Z} 8-1.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback




図 8-1. Power Stage Gain And Phase Characteristics

For this design, the intended crossover frequency is 50 kHz. From the power stage gain and phase plots, the gain at 50 kHz is 2.04 dB and the phase is about -135 degrees. For 60 degrees of phase margin, additional phase boost from a feedforward capacitor in parallel with the upper resistor of the voltage set point divider will be required. R3 sets the gain of the compensated error amplifier to be equal and opposite the power stage gain at crossover. The required value of R3 can be calculated from 35.

$$R3 = \frac{10^{\frac{-G_{PWRSTG}}{20}}}{gm_{EA}} \cdot \sqrt{\frac{V_{out}}{V_{REF}}}$$
(35)

To maximize phase gain, the compensator zero is placed one decade below the crossover frequency of 50 kHz. The required value for C6 is given by ± 36 .

$$C6 = \frac{1}{2 \cdot \pi \cdot R3 \cdot \frac{F_{CO}}{10}}$$
(36)

To maximize phase gain the high frequency pole is placed one decade above the crossover frequency of 50 kHz. The pole can also be useful to offset the ESR of aluminum electrolytic output capacitors. The value for C5 can be calculated from 式 37.

$$C5 = \frac{1}{2 \cdot \pi \cdot R3 \cdot F_{P}} \tag{37}$$

For maximum phase boost, the pole frequency F_P will typically be one decade above the intended crossover frequency F_{CO} .

The feedforward capacitor, C11, is used to increase the phase boost at crossover above what is normally available from Type II compensation. It places an additional zero/pole pair located at \pm 38 and \pm 39.

$$F_Z = \frac{1}{2 \cdot \pi \cdot C11 \cdot R6} \tag{38}$$




$$F_{P} = \frac{1}{2 \cdot \pi \cdot C11 \cdot R6 \parallel R7} \tag{39}$$

This zero and pole pair is not independent. Once the zero location is chosen, the pole is fixed as well. For optimum performance, the zero and pole should be located symmetrically about the intended crossover frequency. The required value for C10 can calculated from ± 40 .

$$C11 = \frac{1}{2 \cdot \pi \cdot R6 \cdot F_{CO} \cdot \sqrt{\frac{V_{REF}}{V_{OUT}}}}$$
(40)

For this design the calculated values for the compensation components are R3 = 5.49 k Ω , C6 = 5600 pF, C5 = 56 pF, and C11 = 270 pF.


8.2.4 Application Curves




Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback





www.tij.co.jp





9 Power Supply Recommendations

The input voltage for VIN pin should be well controlled to avoid exceeding the maximum voltage rating of 7 V; otherwise, the device can have risk of damage.

10 Layout


10.1 Layout Guidelines

Layout is a critical portion of good power supply design. There are several signal paths that conduct fast changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power supplies performance. Care should be taken to minimize the loop area formed by the bypass capacitor connections and the VIN pins. See 🗵 10-1 for a PCB layout example. The GND pins and AGND pin should be tied directly to the power pad under the IC. The power pad should be connected to any internal PCB ground planes using multiple vias directly under the IC. Additional vias can be used to connect the top side ground area to the internal planes near the input and output capacitors. For operation at full rated load, the top side ground area along with any additional internal ground planes must provide adequate heat dissipating area.

Locate the input bypass capacitor as close to the IC as possible. The PH pin should be routed to the output inductor. Since the PH connection is the switching node, the output inductor should be located very close to the PH pins, and the area of the PCB conductor minimized to prevent excessive capacitive coupling. The boot capacitor must also be located close to the device. The sensitive analog ground connections for the feedback voltage divider, compensation components, slow start capacitor and frequency set resistor should be connected to a separate analog ground trace as shown. The RT pin is particularly sensitive to noise so the RT resistor should be located as close as possible to the IC and routed with minimal lengths of trace. The additional external components can be placed approximately as shown. It may be possible to obtain acceptable performance with alternate PCB layouts, however this layout has been shown to produce good results and is meant as a guideline.

Product Folder Links: TPS54719

10.2 Layout Example



VIA to Ground Plane

図 10-1. PCB Layout Example



10.2.1 Power Dissipation Estimate

The following formulas show how to estimate the IC power dissipation under continuous conduction mode (CCM) operation. The power dissipation of the IC (Ptot) includes the following:

- Conduction loss (Pcon)
- Dead time loss (Pd)
- Switching loss (Psw)
- · Gate drive loss (Pgd)
- Supply current loss (Pq)

$$Pcon = Io^2 \times Rdson_temp$$

$$Pd = fsw \times lout \times 0.7 \times 70 \times 10^{-9}$$

$$Psw = 0.5 \times Vin \times Io \times fsw \times 9 \times 10^{-9}$$

Pgd =
$$2 \times \text{Vin} \times 6 \times 10^{-9} \times f\text{sw}$$

$$Pq = 455 \times 10^{-6} \times Vin$$

where:

- IOUT is the output current (A)
- Rdson is the on-resistance of the high-side MOSFET (Ω)
- VIN is the input voltage (V)
- fsw is the switching frequency (Hz)

So

Ptot = Pcon + Pd + Psw + Pgd + Pq

For given TA,

 $TJ = TA + Rth \times Ptot$

For given TJMAX = 140°C

 $TAmax = TJMAX - Rth \times Ptot$

where:

- Ptot is the total device power dissipation (W)
- TA is the ambient temperature (°C)
- TJ is the junction temperature (°C)
- Rth is the thermal resistance of the package (°C/W)
- TJMAX is maximum junction temperature (°C)
- TAMAX is maximum ambient temperature (°C)

There are additional power losses in the regulator circuit due to the inductor AC and DC losses and trace resistance that impact the overall efficiency of the regulator.




図 10-2. Thermal Image, $I_{OUT} = 7 A$



11 Device and Documentation Support

11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.2 サポート・リソース

TI E2E[™] サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

11.3 Trademarks

WEBENCH[™] and TI E2E[™] are trademarks of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

www.ti.com 19-Dec-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS54719RTER	ACTIVE	WQFN	RTE	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 140	54719	Samples
TPS54719RTET	ACTIVE	WQFN	RTE	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 140	54719	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




PACKAGE OPTION ADDENDUM

www.ti.com

PACKAGE MATERIALS INFORMATION

www.ti.com 19-Dec-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS54719RTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS54719RTET	WQFN	RTE	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 19-Dec-2023




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS54719RTER	WQFN	RTE	16	3000	346.0	346.0	33.0
TPS54719RTET	WQFN	RTE	16	250	182.0	182.0	20.0

3 x 3, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated