







**TPS61094** JAJSL03C - JANUARY 2021 - REVISED DECEMBER 2021

# TPS61094 60nA 静止電流、昇圧コンバータ、スーパーキャパシタ管理付き

# 1 特長

- 広い電圧範囲と電流範囲
  - 入力電圧範囲:0.7V~5.5V
  - スタートアップ時の最低入力電圧:1.8V
  - プログラム可能な昇圧出力電圧、設定範囲:2.7V  $\sim$ 5.4 $\vee$
  - プログラム可能な降圧充電終了電圧、設定範囲: 1.7V~5.4V
  - プログラム可能な降圧充電出力電流、設定範囲: 2.5mA~600mA
- 非常に低い静止電流
  - 昇圧モードまたは降圧充電モードで 60nA
  - 強制バイパス・モードで 4nA
- 高い効率と電力能力
  - 標準 2.0A のインダクタ・バレー電流制限
  - 2 → Ø 60mΩ (LS) / 140mΩ (HS) MOSFET
  - 100mΩ のバイパス・スイッチ抵抗
  - 1MHz のスイッチング周波数
  - 軽負荷時の自動スヌーズ・モード動作
  - V<sub>IN</sub> = 3V、V<sub>OUT</sub> = 3.6V、I<sub>OUT</sub> = 10μA の条件下で 最大 92.3% の効率
  - V<sub>IN</sub> = 3V、V<sub>OUT</sub> = 3.6V、I<sub>OUT</sub> = 100mA の条件下 で最大 96.3% の効率
- MODE および EN ピンで制御される 4 つの動作モー K,
- 豊富な保護
  - 出力短絡保護
  - サーマル・シャットダウン保護機能
- 2mm × 3mm の 12 ピン WSON パッケージ

# 2 アプリケーション

- ガス・メーターと水道メーター
- 携带医療機器
- 環境発電

# 3 概要

TPS61094 は、60nA の Io で、スーパーキャパシタ管理 機能を搭載した昇圧コンバータです。このデバイスは、ス マート・メーター・アプリケーションやスーパーキャパシタ・ バックアップ電源アプリケーション向けの電源ソリューショ ンを実現します。

TPS61094 は入力電圧範囲が広く、最大 5.5V の出力電 圧を供給できます。TPS61094を降圧モードで使用してス ーパーキャパシタを充電する場合、2個の外付け抵抗に よって充電電流と充電終了電圧をプログラムできます。 TPS61094 を昇圧モードで動作させる場合、1 個の外付 け抵抗を使って出力電圧をプログラムできます。


自動昇降圧モード (EN = 1、MODE = 1) 中に入力電源 が印加されると、本デバイスは入力電圧を出力にバイパス し、同時にバックアップ・スーパーキャパシタを充電できま す。入力電源が切り離された場合、または出力目標電圧 を下回った場合、TPS61094 は昇圧モードに遷移し、バッ クアップ・スーパーキャパシタから出力電圧をレギュレート します。このモードでは、TPS61094 は 60nA の静止電流 を消費します。

TPS61094 は真のシャットダウン・モード (EN = 0、MODE = 1) と強制バイパス・モード (EN = 0、MODE = 0) をサポ ートしています。真のシャットダウン・モードでは、 TPS61094 は負荷を入力電源から完全に切り離します。 強制バイパス・モードでは、TPS61094 はバイパス・スイッ チ経由で負荷を入力電圧に直接接続することで消費電流 を 4nA に低減し、バッテリ寿命を延長します。


## 製品情報

部品番号	パッケージ <sup>(1)</sup>	本体サイズ (公称)		
TPS61094	WSON (12)	2.0mm × 3.0mm		

利用可能なすべてのパッケージについては、このデータシートの 末尾にある注文情報を参照してください。



代表的なアプリケーション回路 1



代表的なアプリケーション回路 2



# **Table of Contents**

1 1	0.0 T   A   0.0   0.0   0.0	
	8.2 Typical Application – 3.6-V Output Boost	
	Converter with Bypass	<mark>2</mark> 1
	9 Power Supply Recommendations	29
	10 Layout	30
	10.2 Layout Example	30
	11 Device and Documentation Support	32
	11.1 Device Support	32
	11.2 Documentation Support	32
	11.3 Receiving Notification of Documentation Updat	es <mark>32</mark>
	11.4 サポート・リソース	32
		33
	12344445810121212	9 Power Supply Recommendations

4 Revision History	
Changes from Revision B (September 2021) to Revision C (December 2021)	Page
• ドキュメントのタイトルを変更	1
• 「代表的なアプリケーション」を更新	1
• 「最小 1.4A のインダクタ・バレー電流制限」を「標準 2.0A のインダクタ・バレー電流」に変更	
<ul><li>セクション 3 を更新</li></ul>	1
Add the description about the quiescent current at pass through mode	
Changes from Revision A (February 2021) to Revision B (September 2021)	Page
<ul><li>ドキュメントのステータスを事前情報から量産データに変更</li></ul>	1

# **5 Pin Configuration and Functions**




図 5-1. 12-Pin WSON DSS Package (Top View)

表 5-1. Pin Functions

	PIN		🙊 5-1. FIII I UNICUONS
NO.	I/O <sup>(1</sup>		DESCRIPTION
1	OSEL	1	Boost output voltage selection pin. Connect a resistor between this pin and ground to select one of sixteen output voltages of Boost mode.
2 MODE I Operation mode selection pin. The MODE pin and EN pin work together to set device operation mode See 表 7-4.			Operation mode selection pin. The MODE pin and EN pin work together to set device operation mode. See 表 7-4.
3	EN	I	Operation mode selection pin. The MODE pin and EN pin work together to set device operation mode. See 表 7-4.
4	VIN	PWR	IC power supply input
5	sw	PWR	The switching node pin of the converter. It is connected to the drain of the internal low-side power MOSFET and the source of the internal high-side power MOSFET.
6	SUP	ı	Output of buck converter to sense the voltage of the supercap
7	PGND	PWR	Power ground
8	AGND	PWR	Signal ground
9, 10	VOUT	PWR	Output of the device
11	ICHG	I	Charging current selection pin. Connect a resistor between this pin and ground to select one of sixteen output currents of Buck mode.
12	VCHG	I	Charging voltage selection pin. Connect a resistor between this pin and ground to select one of sixteen regulation voltages of Buck mode.

(1) I = Input, PWR = Power



# **6 Specifications**

# **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
	VIN, VOUT, SW, SUP, MODE, EN, OSEL, VCHG, ICHG	-0.3	6.5	
Voltage	SW spike at 10 ns	-0.7	8	V
	SW spike at 1 ns	-0.7	9	
TJ	Operating junction temperature	-40	125	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

# 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, allpins <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>		Charged device model (CDM), per ANSI/ESDA/ JEDEC JS-002, all pins <sup>(2)</sup>	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>IN</sub>	Input voltage	0.7		5.5	V
V <sub>OUT</sub>	Boost output voltage	1.8		5.4	V
V <sub>SUP</sub>	Buck output voltage	2.0		5.4	V
TJ	Junction temperature	-40		125	°C
L	Effective inductance	0.7	2.2	2.86	μH
C <sub>IN</sub>	Effective input capacitance at the VIN pin	2.2			μF
C <sub>OUT</sub>	Effective output capacitance at the OUT pin	20	30		μF
C <sub>SUP</sub>	Effective output capacitance at the SUP pin	2.2			μF

## **6.4 Thermal Information**

		TPS61094	TPS61094	
	THERMAL METRIC(1)	DSS 12-PINS	DSS 12-PINS	UNIT
		Standard	EVM	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	58.4	55.3	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	23.0	N/A	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	55.6	N/A	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	1.6	1.5	°C/W
$Y_{JB}$	Junction-to-board characterization parameter	22.9	22.3	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	10.0	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: TPS61094

# **6.5 Electrical Characteristics**

 $T_J = -40^{\circ}\text{C}$  to 125°C,  $V_{IN} = 2.0 \text{ V}$ ,  $V_{OUT} = 3.6 \text{ V}$ , and VSUP = 2.0 V, with an 2.2- $\mu$ H inductor. Typical values are at  $T_J = 25^{\circ}\text{C}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUP	PLY					
V <sub>IN</sub>	Input voltage range		0.7		5.5	V
V <sub>IN_UVLO</sub>	Undervoltage lockout (UVLO) threshold at the VIN pin	V <sub>IN</sub> rising, T <sub>J</sub> up to 85 °C		1.7	1.8	V
M	Undervoltage lockout (UVLO)	V <sub>SUP</sub> rising		0.85		V
V <sub>SUP_UVLO</sub>	threshold at the SUP pin	V <sub>SUP</sub> falling		0.6	0.7	V
I <sub>Q_BOOST</sub>	Quiescent current into the VIN pin at Boost mode	IC enabled, no load, no switching, $V_{IN}$ = 0.7 V to 5.5 V, $V_{SUP}$ = $V_{IN}$ , $V_{OUT}$ = $V_{OUT\_REG}$ + 0.1 V, $V_{IJ}$ up to 85°C		1		nA
І <sub>Q_виск</sub>	Quiescent current into the VOUT pin at Boost mode	IC enabled, no load, no switching, V <sub>OUT</sub> = 1.8 V to 5.4 V, T <sub>J</sub> up to 85°C		60	300	nA
I <sub>Q_BUCK</sub>	Quiescent current into the VIN pin at Buck mode	IC enabled, no load, no switching, $V_{IN}$ = 1.8 V to 5.5 V, $V_{SUP}$ = $V_{CHG\_REG}$ + 0.1 V, $T_J$ up to 85°C		60	300	nA
	Quiescent current into the SUP pin at Buck mode	IC enabled, no load, no switching, V <sub>SUP</sub> = 1.7 V to 5.4 V, T <sub>J</sub> up to 85°C		1		nA
1	Quiescent current into the VIN pin at Forced bypass mode	V <sub>EN</sub> = 0 V, V <sub>MODE</sub> = 0 V, no load, V <sub>IN</sub> = V <sub>SUP</sub> = 1.8 V to 5.5 V, T <sub>J</sub> up to 85°C		2	50	nA
I <sub>Q_BYPASS</sub>	Quiescent current into the SUP pin at Forced bypass mode	V <sub>EN</sub> = 0 V, V <sub>MODE</sub> = 0 V, no load, V <sub>IN</sub> = V <sub>SUP</sub> = 1.8 V to 5.5 V, T <sub>J</sub> up to 85°C		2	50	nA
	Shutdown current into the VIN pin	IC disabled, V <sub>IN</sub> = 1.8 V to 5.5 V, V <sub>OUT</sub> = 0 V, T <sub>J</sub> up to 85°C	100		550	nA
I <sub>SD</sub>	Shutdown current into the SUP pin IC disabled, $V_{SUP} = 0.7 \text{ V to}$ $V_{OUT} = 0 \text{ V, } T_{J} \text{ up to } 85^{\circ}\text{C}$			100	250	nA
	Landana summent into the CVV min (frame	$V_{IN}$ = 1.8 V, $V_{SW}$ = $V_{SUP}$ = 1.8 V to 5.5 V, $V_{OUT}$ = 0 V, no switching, $T_{J}$ = 25°C	1		40	nA
I <sub>LKG_SW_</sub> VOUT	Leakage current into the SW pin (from SW pin to VOUT)	$V_{\rm IN}$ = 1.8 V, $V_{\rm SW}$ = $V_{\rm SUP}$ = 1.8 V to 5.5 V, $V_{\rm OUT}$ = 0 V, no switching, $T_{\rm J}$ up to 85 °C		1	250	nA
1	Leakage current into the SW pin (from	$V_{\rm IN}$ = 1.8 V, $V_{\rm SW}$ = $V_{\rm SUP}$ = 1.8 V to 5.5 V, $V_{\rm OUT}$ = $V_{\rm SW}$ , no switching, $T_{\rm J}$ = 25 °C	1		20	nA
I <sub>LKG_SW_GND</sub>	SW pin to GND)	$V_{IN}$ = 1.8 V, $V_{SW}$ = $V_{SUP}$ = 1.8 V to 5.5 V, $V_{OUT}$ = $V_{SW}$ , no switching, $T_J$ up to 85°C		1	220	nA
BOOST OUT	PUT					
V <sub>OUT</sub>	Output voltage setting range	16 options	2.7		5.4	V
Vour un a	Undervoltage lockout (UVLO)	V <sub>OUT</sub> rising	1.6	1.7	1.8	V
V <sub>OUT_UVLO</sub>	threshold at the VOUT pin	V <sub>OUT</sub> falling	1.5	1.6	1.7	V
V <sub>OUT_PWM_AC</sub>		V <sub>IN</sub> = 1.8 V, PWM mode	-2%	0%	2%	
Vout_pfm_ac Y	Output voltage accuracy in Boost mode	V <sub>IN</sub> = 1.8 V, PFM mode		OUT_PW M_ACY + 1%		
V <sub>OUT_SNOOZE</sub> _ACY		V <sub>IN</sub> = 1.8 V, Snooze mode		OUT_PW M_ACY + 1.5%		
I <sub>SHORT</sub>	Output short circuit current		190	300	500	mA
BUCK OUTPU	JT					
V <sub>SUP</sub>	Charge voltage range	16 options	1.7		5.4	V



 $T_J$  = -40°C to 125°C,  $V_{IN}$  = 2.0 V,  $V_{OUT}$  = 3.6 V, and VSUP = 2.0 V, with an 2.2- $\mu$ H inductor. Typical values are at  $T_J$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>SUP_ACY</sub>	Charge termination voltage accuracy in Buck mode		-2%	0%	2%	
V <sub>SUP_HYS</sub>	Charge termination voltage hysteresis in Buck mode		50	75	100	mV
I <sub>CHG_SET</sub>	Programmable charging current options	15 options; IC enabled, no load, V <sub>IN</sub> = 5 V, V <sub>SUP</sub> = 0.8 V to 4 V, T <sub>J</sub> up to 85°C	2.5		600	mA
1	ICHG setting charging current	ICHG = 2.5 mA or 5 mA; $V_{IN}$ = 5 V, $V_{SUP}$ = 0.8 V to 4 V	-2	0	2	mA
I <sub>CHG_ACY</sub>	accuracy	ICHG $\geq$ 10 mA; V <sub>IN</sub> = 5 V, V <sub>SUP</sub> = 0.8 V to 4 V	-20%	0%	20%	
1	Terminate charging current at ICHG ≥ 10 mA	IC enabled, no load, $V_{IN}$ = 1.8 V to 5.5 V, ICHG $\geq$ 10 mA, $V_{SUP}$ > VCHG $-$ 50 mV, $T_J$ up to 85°C		10		mA
ICHG_TERM	Terminate charging current at ICHG < 10 mA	IC enabled, no load, $V_{\rm IN}$ = 1.8 V to 5.5 V, ICHG = 2.5 mA or 5 mA, $V_{\rm SUP}$ > VCHG – 50 mV, $T_{\rm J}$ up to 85°C		2.5		mA
POWER SWI	тсн				'	
D	High side EET on register as	V <sub>OUT</sub> = 5.0 V		150		mΩ
R <sub>DS(on)_HS</sub>	High-side FET on resistance	V <sub>OUT</sub> = 3.6 V		180		mΩ
	Low side CCT on resistance	V <sub>OUT</sub> = 5.0 V		60		mΩ
$R_{DS(on)\_LS}$	Low-side FET on resistance	V <sub>OUT</sub> = 3.6 V		70		mΩ
	Dimens FFT on model to the	V <sub>OUT</sub> = 5.0 V		120		mΩ
$R_{DS(on)\_BYP}$ Bypass FET on resistance $V_{OUT} = 3.6 \text{ V}$		V <sub>OUT</sub> = 3.6 V		150		mΩ
CURRENT LI	MIT				L	
1	High side switch valley current limit in Boost mode		1.7	2	2.6	Α
I <sub>SW_LIM</sub>	High side switch peak current limit in Buck mode			2.5		Α
		ICHG = 2.5 mA or 5 mA, V <sub>SUP</sub> > 0.8 V		250		mA
I <sub>PEAK</sub>	Inductor peak current at PFM	10 mA ≤ ICHG ≤ 250 mA, V <sub>SUP</sub> > 0.8 V		500		mA
1	Dro charge current at coft start	V <sub>IN</sub> = 1.8 V to 5.5 V, V <sub>OUT</sub> < 0.4 V		300		mA
I <sub>SS</sub>	Pre-charge current at soft start	V <sub>IN</sub> = 3.6 V, V <sub>OUT</sub> = 1.8 V	500			mA
SWITCHING	FREQUENCY					
fow poor	Switching frequency at Boost mode	$V_{IN} = V_{SUP} = 3.6 \text{ V}, V_{OUT} = 5.0 \text{ V},$ PWM mode		1		MHz
f <sub>SW_BOOST</sub>	own.coming requestoy at boost mode	$V_{IN} = V_{SUP} = 1 \text{ V, } V_{OUT} = 5.0 \text{ V, PWM}$ mode		0.5		MHz
t <sub>OFF_MIN_BOO</sub> st	Minimum off time at Boost mode	V <sub>OUT</sub> = 5.0 V		80	140	ns
f <sub>SW_BUCK</sub>	Switching frequency at Buck mode	$V_{SUP}$ = 3.6 V, $V_{IN}$ = $V_{OUT}$ = 5.0 V, PWM mode		1		MHz
VOLTAGE MO	ONITORING					
V <sub>BYPASS</sub>	Enter Bypass mode when V <sub>IN</sub> ≥ V <sub>OUT_TARGET</sub> + V <sub>BY_PASS</sub>		50	100	150	mV
V <sub>BYPASS_HYS</sub>	Hysteresis of V <sub>BYPASS</sub>			50		mV
.,	Enter Pass-through mode when			-30		mV
V <sub>PASS_THROU</sub> GH	V <sub>SUP</sub> ≥ V <sub>OUT</sub> + V <sub>PASS_THROUGH</sub> Exit Pass-through mode when V <sub>SUP</sub> < V <sub>OUT_TARGET</sub> + V <sub>PASS_THROUGH</sub>			-100		mV
LOGIC INTER						


www.tij.co.jp


 $T_J$  = -40°C to 125°C,  $V_{IN}$  = 2.0 V,  $V_{OUT}$  = 3.6 V, and VSUP = 2.0 V, with an 2.2- $\mu$ H inductor. Typical values are at  $T_J$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
\/	EN logic high threshold	V <sub>OUT</sub> > 1.8 V			0.58	٧
V <sub>EN_H</sub>	EN logic high threshold	V <sub>OUT</sub> < 1.8 V			1.0	V
\/	CN logic low threshold	V <sub>OUT</sub> > 1.8 V	0.2			V
$V_{EN\_L}$	EN logic low threshold	V <sub>OUT</sub> < 1.8 V	0.45			V
I <sub>EN_LKG</sub>	Leakage current into the EN pin	V <sub>EN</sub> = 1.2 V, T <sub>J</sub> up to 85°C		1		nA
R <sub>EN</sub>	EN pin pulldown resistor	V <sub>EN</sub> = 0 V, T <sub>J</sub> up to 85°C		800		kΩ
\/	MODE logic high threshold	V <sub>OUT</sub> > 1.8 V			0.58	V
V <sub>MODE_H</sub>		V <sub>OUT</sub> < 1.8 V			1.0	V
\ /	11005	V <sub>OUT</sub> > 1.8 V	0.2			V
$V_{MODE\_L}$	MODE logic low threshold	V <sub>OUT</sub> < 1.8 V	0.45			V
I <sub>MODE_LKG</sub>	Leakage current into MODE pin	V <sub>MODE</sub> = 1.2 V, T <sub>J</sub> up to 85°C		1		nA
R <sub>MODE</sub>	MODE pin pulldown resistor	V <sub>MODE</sub> = 0 V, T <sub>J</sub> up to 85°C		800		kΩ
PROTECTIO	ON .					
T <sub>SD</sub>	Thermal shutdown	Junction temperature rising		150		°C
T <sub>SD_HYS</sub>	Thermal shutdown hysteresis	Junction temperature falling below T <sub>SD</sub>		20		°C



# 6.6 Typical Characteristics







# 7 Detailed Description

## 7.1 Overview

The TPS61094 is a 60-nA quiescent current synchronous bi-directional buck/boost converter with a bypass switch between the input and output. The TPS61094 can operate with a wide input voltage from 0.7 V to 5.5 V and output voltage from 2.7 V to 5.4 V. The device provides a ultra-low power solution optimized for applications that require ultra-low quiescent current, use a supercap or battery as a backup power supply, or both.

The TPS61094 has four operation modes by the EN pin and MODE pin selection:

- Auto buck or boost mode (EN = 1; MODE = 1)
- Forced buck mode (EN = 1; MODE = 0)
- Forced bypass mode (EN = 0; MODE = 0)
- True shutdown mode (EN = 0; MODE = 1)

In Auto buck or Boost mode, the TPS61094 can automatically transform between Buck charging mode and Boost mode based on the input voltage. When the input voltage is lower than the setting boost regulation voltage, the TPS61094 generates a regulation voltage from the low input voltage of a supercap or a battery. When the input voltage is 0.1 V higher than the setting boost regulation voltage, the output voltage of the TPS61094 equals the input voltage. Meanwhile, the TPS61094 charges the backup supercap by Buck mode.

When the TPS61094 works in Forced buck mode, the TPS61094 connects the output of the device directly to the input while the buck converter outputs a setting constant current charging a backup supercap. When the supercap is charged to a pre-set termination voltage, the buck converter stops charging. When the supercap voltage drops 75 mV below the setting voltage, the buck converter starts charging the supercap again.

In Forced bypass mode, the TPS61094 turns on the bypass MOSFET, thus the output voltage equals to input voltage. The TPS61094 has approximately 4-nA  $I_Q$  in this mode.

In True shutdown mode, the TPS61094 can disconnect the load from the input and SUP pin.

#### 7.1.1 The Configuration of VCHG Pin, ICHG Pin, and OSEL Pin

The TPS61094 supports sixteen internal setting options for charging termination voltage (VCHG), charging current (ICHG), and output voltage (OSEL) by connecting a resistor between the VCHG, ICHG, or OSEL pin and ground.

During start-up, when output voltage reaches close to input voltage, the device starts to detect the configuration conditions of the VCHG, ICHG, and OSEL pins (in that order). The TPS61094 checks the VCHG, ICHG, and OSEL pins by lowering setting options to higher setting options until the user finds the setting configuration by a 10-µs clock. After detecting the configuration, the TPS61094 latches the charging current in Buck mode, the charging termination voltage in Buck mode, and the setting output regulation voltage in Boost mode. To save detection time, TI suggests shorting the VCHG and ICHG pins to ground when Buck mode is not used.

The TPS61094 does not detect the VCHG, ICHG, and OSEL pins during operation, so changing the resistor during operation does not change the VCHG, ICHG, and OSEL settings. Toggling the EN pin during operation is one way to refresh the VCHG, ICHG, and OSEL settings.

For proper operation, TI suggests that the setting resistance accuracy must be 1% and the parasitic capacity of the VCHG, ICHG, and OSEL pins should be less than 10 pF.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

# 7.1.1.1 OSEL: Output Voltage Selection

In Boost mode operation, the device supports sixteen internally set output voltages by connecting a resistor between the OSEL pin and ground.  $\frac{1}{2}$  7-1 lists the output voltage options with respect to resistance.

表 7-1. Output Voltage Options

RESISTANCE (KΩ)	V <sub>OUT_REG</sub> (V)						
0	2.7	9.53	3.45	28.7	3.8	150	4.8
3.09	3.0	13.0	3.5	49.9	4.0	205	5.0
4.75	3.3	17.4	3.6	75.0	4.2	274	5.2
6.65	3.4	22.1	3.7	107	4.5	open	5.4

## 7.1.1.2 VCHG: Charging Termination Voltage Selection

In Buck mode operation, the device supports sixteen internally set charging termination voltages by connecting a resistor between the VCHG pin and ground. 表 7-2 lists the termination voltage options with respect to resistance.

表 7-2. Charging Termination Voltage Options

RESISTANCE (KΩ)	V <sub>CHG_REG</sub> (V)						
0	1.7	9.53	2.6	28.7	3.7	150	4.9
3.09	2.0	13.0	2.7	49.9	4.1	205	5.0
4.75	2.2	17.4	3.6	75.0	4.15	274	5.1
6.65	2.5	22.1	3.65	107	4.2	open	5.4

# 7.1.1.3 ICHG: Charging Output Current Selection

In Buck mode operation, the device supports sixteen internally-set charging currents by connecting a resistor between the ICHG pin and ground. 表 7-3 lists the charging current options with respect to resistance.

表 7-3. Charging Current Options


RESISTANCE (KΩ)	I <sub>CHG</sub> (MA)	RESISTANCE (KΩ)	I <sub>CHG</sub> (MA)	RESISTANCE (KΩ)	I <sub>CHG</sub> (MA)	RESISTANCE (KΩ)	I <sub>CHG</sub> (MA)
0	0 (disabled)	9.53	25	28.7	150	150	350
3.09	2.5	13.0	50	49.9	200	205	400
4.75	5	17.4	75	75.0	250	274	500
6.65	10	22.1	100	107	300	open	600

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



## 7.2 Functional Block Diagram



#### 7.3 Feature Description

#### 7.3.1 Undervoltage Lockout

The TPS61094 has a built-in undervoltage lockout (UVLO) circuit to make sure the device works properly. When the voltage at the VIN pin is above the undervoltage lockout (UVLO) rising threshold (typically 1.7 V), the TPS61094 can be enabled. After the TPS61094 starts up and the output voltage is above 1.7 V typically, the TPS61094 can work with SUP pin voltage as low as 0.6 V and input voltage down to 0 V. When the voltage at the VIN pin is down to 0 V and the voltage at the SUP pin are below the undervoltage lockout falling threshold (typically 0.6 V), the TPS61094 goes into Shutdown mode to avoid malfunction. In this condition and in Auto boost mode, the TPS61094 disconnects the bypass switch and high-side switch to prevent the reverse current from the VOUT pin to the VIN pin and SW pin when the VOUT voltage is above 1.6 V.

When the voltages at the VIN pin and SUP pin are below 1.7 V (typical) and the voltage at  $V_{OUT}$  is below 1.6 V (typical), the TPS61094 goes into Shutdown mode.

#### 7.3.2 Enable and Soft Start

When the voltage at the VIN pin is above the undervoltage lockout (UVLO) rising threshold (typically 1.7 V) and the EN pin is pulled to logic high voltage, the TPS61094 is enabled and starts ramping up the output voltage.

At Auto boost mode, the TPS61094 starts charging the output capacitor with a 300-mA constant current through the bypass switch when the output voltage is below 0.5 V. When the output voltages is charged above 0.5 V, the output current is changed to have output current capability to drive the  $3.6-\Omega$  resistance load until the output voltage reaches close to input voltage. After the output voltage reaches close to the input voltage, the TPS61094 starts to detect the configuration conditions of the VCHG, ICHG, and OSEL pins, then latches the configuration. According to the configurations and setup, the TPS61094 enters Boost mode or Buck mode. When input voltage is less than the output voltage setting, the TPS61094 enters Boost mode soft start. The TPS61094 starts

switching and output ramps up further. The soft-start time in Boost mode varies with the different output capacitance, load condition, and configuration conditions. When input voltage is higher than the output voltage setting adding 100 mV, the TPS61094 enters Buck mode soft start. The charging current can increase slowly.

The start-up of Forced buck mode is similar to Buck mode in Auto boost mode except the TPS61094 enters Buck mode after the output voltage is close to the input voltage and does not need to have the input voltage higher than the output voltage setting adding 100 mV.

At Forced bypass mode, there is no soft start. The bypass switch is always on and the output is connected to the input directly.

When the voltage at the EN pin is below 0.2 V and MODE is higher than 0.58 V at output voltage higher than 1.8 V, the internal enable comparator turns the device into True shutdown mode. In True shutdown mode, the device is entirely turned off. The output is disconnected from the VIN and SUP pin power supply.

#### 7.3.3 Active Pulldown for the EN and MODE Pins

The EN and MODE pins have an active  $800\text{-k}\Omega$  pulldown resistor to ground. When the EN and MODE pins are logic high, there is high impedance to make sure there is no high leakage current in these pins. When the EN and MODE pins are logic low or floating, there is a  $800\text{-k}\Omega$  pulldown resistor to make sure the EN and MODE pins cannot be coupled to the logic high by the noise. TI suggests the pulling high capability be stronger than the  $800\text{-k}\Omega$  pulldown resistor when enabling the TPS61094.

#### 7.3.4 Current Limit Operation

The TPS61094 has the peak current limit in Buck mode and valley current limit in Boost mode. Current limit detection occurs when the high-side MOSFET turns on.

In Buck mode, the TPS61094 has average output current control, so the current limit in Buck mode is hard to reach.

In Boost mode, when the load current is increased such that the inductor current is above the current limit within the whole switching cycle time, the off time is increased to allow the inductor current to decrease to this threshold before the next on time begins (called the frequency foldback mechanism). When the current limit is reached, the output voltage decreases during further load increase.

The maximum continuous output current  $(I_{OUT(LC)})$ , before entering current limit (CL) operation, can be defined by  $\pm 1$ .

$$I_{OUT(CL)} = (1 - D) \times \left(I_{LIM} + \frac{1}{2}\Delta I_{L(P-P)}\right)$$
(1)

where

- · D is the duty cycle.
- ΔI<sub>L(P-P)</sub> is the inductor ripple current.

The duty cycle can be estimated by  $\pm 2$ .

$$D = 1 - \frac{V_{IN} \times \eta}{V_{OUT}}$$
 (2)

where

- V<sub>OUT</sub> is the output voltage of the boost converter.
- V<sub>IN</sub> is the input voltage of the boost converter.
- n is the efficiency of the converter; use 90% for most applications.

The peak-to-peak inductor ripple current is calculated by 式 3.



$$\Delta I_{L(P-P)} = \frac{V_{IN} \times D}{L \times f_{SW}}$$
(3)

#### where

- L is the inductance value of the inductor.
- f<sub>SW</sub> is the switching frequency.
- D is the duty cycle.
- V<sub>IN</sub> is the input voltage of the boost converter.

# 7.3.5 Output Short-to-Ground Protection

The TPS61094 starts to limit the output current when the output voltage is below the minimum value ( $V_{IN}$ ,  $V_{OUT\_REG}$ ). The lower the output voltage reaches, the smaller the output current is. When the output voltage is below 0.5 V, the output current is limited to approximately 200 mA. Once the short circuit is released, the TPS61094 goes through the soft start-up again to output the regulated voltage.

#### 7.3.6 Thermal Shutdown

The TPS61094 goes into thermal shutdown once the junction temperature exceeds 150°C. When the junction temperature drops below the thermal shutdown temperature threshold less the hysteresis, typically 130°C, the device starts operating again.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

#### 7.4 Device Functional Modes

# 7.4.1 Operation Mode Setting

The TPS61094 has four operation modes by the EN pin and MODE pin selection. 表 7-4 lists the operation modes of the device with respect to the status of the EN and MODE pin.

表 7-4. Operation N	Modes
--------------------	-------

	er the man man and											
MODES	EN	MODE	BYPASS	BOOST	BUCK	FUNCTION						
Forced bypass	0	0	√	×	×	Turn on bypass MOSFET, turn off boost/buck, V <sub>OUT</sub> = V <sub>IN</sub>						
True shutdown	0	1	×	×	×	Bypass disconnect, turn off boost/buck, V <sub>OUT</sub> = 0 V						
Forced buck	1	0	√	×	√	Buck enabled, turn on bypass MOSFET, V <sub>OUT</sub> = V <sub>IN</sub> while charging the supercap or backup battery						
Auto buck or boost	1	1	√	×								
	1	1	<b>√</b>	<b>√</b>	×	Boost and bypass enabled; when $V_{OUT}$ + 100 mV > $V_{IN}$ > target $V_{OUT}$ and $V_{OUT}$ = target $V_{OUT}$ , $V_{OUT}$ is from both $V_{IN}$ through bypass and supercap by boost.						
	1	1	×	√	×	Boost enable; when V <sub>IN</sub> < target V <sub>OUT</sub> , V <sub>OUT</sub> is powered from supercap by boost.						

#### 7.4.2 Forced Bypass Mode Operation

The TPS61094 works in Forced bypass mode when the voltage at the MODE and EN pins are logic low level (EN = low, MODE = low). In Forced bypass mode, the bypass switch is turned on, thus the voltage at the VOUT pin equals the input voltage. The TPS61094 has approximately 4-nA  $I_Q$  in Forced bypass mode. The TPS61094 does not detect input voltage and output voltage, so it cannot to protect the reverse current from output to input in Forced bypass mode.

## 7.4.3 True Shutdown Mode Operation

The TPS61094 works in True shutdown mode when the voltage at the MODE pin is logic high level and the voltage at the EN pin is logic low level (EN = low, MODE = high). In True shutdown mode, the TPS61094 is entirely turned off, the bypass MOSFET and high-side MOSFET are true shutdown, and the output is disconnected from the VIN pin and SUP pin power supply.

#### 7.4.4 Forced Buck Mode Operation

When the TPS61094 is enabled working in Buck mode (EN = high, MODE = low), the TPS61094 works in constant output current control scheme with the bypass switch always turned on. The TPS61094 supports sixteen internally set options for the charging termination voltage (VCHG) and charging current (ICHG) by connecting a resistor between the VCHG pin, ICHG pin, and ground.

When  $V_{OUT}$  voltage is above the 1.7-V UVLO rising threshold, the buck function starts working to charge the supercap at the SUP pin. The typical charging operation (VCHG < VIN-800 mV) works as shown in  $\boxtimes$  7-1. At  $t_0$ , the TPS61094 starts to charge the SUP pin by constant current. From  $t_0$  to  $t_1$ , when the SUP pin voltage is lower than VSUP\_UVLO, typically 0.85 V, the TPS61094 charges the SUP pin by the constant current (ICHG\_PRE), which is smaller than or equal to 250 mA. From  $t_1$  to  $t_2$ , when the SUP pin voltage reaches VSUP\_UVLO, the TPS61094 charges the SUP pin by constant current (ICHG), which is set by the ICHG pin. At  $t_2$ , the SUP pin voltage reaches VCHG (charging termination voltage) and the TPS61094 reduces the charging current to ICHG\_TERM, the device stops switching until the SUP voltage reaches VCHG without the supercap ESR voltage drop. This can be avoided if the supercap is not fully charged when the SUP pin reaches VCHG in high charging current because of supercap ESR voltage drop. The TPS61094 starts switching when the SUP voltage drops 75 mV below the target value (VCHG).

If VCHG > VIN-500 mV, the TPS61094 will decrease the charging current when the SUP pin voltage is close to VIN.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback




図 7-1. Typical Charging Operation

- 1. ICHG\_PRE is 250 mA when ICHG is equal or larger than 250 mA; ICHG\_PRE is ICHG when ICHG is lower than 250 mA.
- ICHG\_TERM is 10 mA when ICHG is equal or larger than 10 mA; ICHG\_TERM is 2.5 mA when ICHG is lower than 10 mA.

#### 7.4.5 Auto Buck or Boost Mode Operation

The TPS61094 is enabled working in Auto buck or Boost mode at EN = high and MODE = high.

#### 7.4.5.1 Three States (Boost on, Buck on, and Supplement) Transition

In Auto buck or Boost mode operation, there are three states: boost\_on, buck\_on, and supplement, as shown in  $\footnote{Im}\footnote{Im$ 




図 7-2. Typical Boost\_on State Circuit






図 7-3. Typical Buck\_on State Circuit




図 7-4. Typical Supplement State Circuit

The TPS61094 can automatically transfer in these three states based on input voltage and output voltage, as shown in  $\boxtimes$  7-5.




図 7-5. Three States(Boost\_on, Buck\_on, and Supplement) Transition

Path 1: The TPS61094 works at buck\_on state first. There is a heavy load transient in the output load and the input source cannot hold it, which makes the output voltage lower than the output target voltage (OSEL pin setting). The TPS61094 transfers from buck\_on to supplement state. Input and SUP power source can supply the heavy load together.

Path 2: In supplement state, if the input voltage is higher than the output target voltage + 100 mV and the output voltage is higher than the output target voltage, meaning the input power source can support the output load, the TPS61094 transfers from supplement to buck\_on state.

Path 3: In supplement operation, if the output load is light, the output voltage is higher than the output target voltage. The TPS61094 transfers from supplement to boost\_on state. The TPS61094 has approximately 60-nA  $I_{\rm O}$  in Boost mode, which can help the system has higher efficiency at light load.

Path 4: In boost\_on state, when the input power source is higher than the output target voltage + 100 mV, the TPS61094 transfers from boost on to supplement state.

Path 5: A quick way to transfer from buck\_on to boost\_on state. At buck\_on state, if the load is light and input voltage is lower than the output target voltage + 100 mV, the TPS61094 can enter boost\_on state.

In boost\_on mode, when the SUP pin voltage is higher than output target voltage, the TPS61094 enters Pass-through mode. The TPS61094 stops switching and fully turns on high-side MOSFET. The devices stays in boost on (Pass-through mode) until the SUP pin voltage is lower than the output target voltage.

#### 7.4.5.2 Boost, Bypass, and Pass-Through

When the voltage at the VIN pin is below the boost regulation voltage, the bypass switch is turned off. The TPS61094 works in Boost mode to regulate the output voltage. When the voltage at the VIN pin is 0.1 V above the boost regulation voltage, the boost operation stops and the bypass switch is turned on. To make the transfer between Boost mode and Bypass mode smooth, there is a Pass-through mode when the input voltage is close to thetarget output voltage, as shown in  $\boxed{2}$  7-6. The quiescent current at pass through mode is much higher than boost mode and bypass mode because the TPS61094 can detect the high-side MOS current.




図 7-6. Typical Supplement Operation Circuit

## 7.4.5.3 PWM, PFM, and Snooze Modes in Boost Operation

The TPS61094 has three switching operation modes in boost operation: PWM mode in moderate-to-heavy load conditions, pulse frequency modulation (PFM) in light load conditions, and Snooze mode in ultra-low load.

#### 7.4.5.3.1 PWM Mode

The TPS61094 uses a quasi-constant 1.0-MHz frequency pulse width modulation (PWM) at moderate-to-heavy load current. Based on the input-to-output voltage ratio, a circuit predicts the required on time. At the beginning of the switching cycle, the low-side FET turns on. The input voltage is applied across the inductor and the inductor current ramps up. In this phase, the output capacitor is discharged by the load current. When the on time expires, the low-side FET is turned off and the high-side FET is turned on. The inductor transfers its stored energy to replenish the output capacitor and supply the load. The inductor current declines because the output voltage is higher than the input voltage. When the inductor current hits the valley current threshold determined by the output of the error amplifier, the next switching cycle starts again.

The TPS61094 has a built-in compensation circuit that can accommodate a wide range of input voltage, output voltage, inductor value, and output capacitor value for stable operation.

## 7.4.5.3.2 PFM Mode

The TPS61094 integrates the one-pulse PFM to improve efficiency and decrease output ripple at light load. When the load current decreases, the inductor valley current setting by the output of the error amplifier no longer regulates the output voltage. When the inductor valley current hits the low limit, the output voltage exceeds the setting voltage as the load current decreases further. The TPS61094 goes into PFM mode. In PFM mode, the off time is extended by decreasing load and the TPS61094 regulates output voltage to the PFM reference voltage (typically 101% × VOUT\_REG). The PFM operation reduces the switching losses and improves efficiency at light load condition by reducing the average switching frequency.

#### 7.4.5.3.3 Snooze Mode

The TPS61094 integrates Snooze mode to decrease quiescent current. If the load current is reduced further, the boost converter enters into Snooze mode. In Snooze mode, the boost converter ramps up the output voltage with several switching cycles. Once the output voltage exceeds a setting threshold, the device stops switching and goes into a sleep status. In sleep status, the device consumes less quiescent current. It resumes switching when the output voltage is below the setting threshold. It exits Burst mode when the output current can no longer be supported in this mode. Refer to  $\boxtimes$  7-7 for Burst mode operation details.






図 7-7. Boost Mode Operation

# 8 Application and Implementation

#### Note

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

## 8.1 Application Information

The TPS61094 is a 60-nA quiescent current synchronous bi-directional buck/boost converter with a bypass switch between the input and output. The TPS61094 can operate with a wide input voltage from 0.7 V to 5.5 V and output voltage from 1.8 V to 5.5 V. The device provides an ultra-low power solution optimized for applications that require ultra-low quiescent current, use a supercap or battery as backup power supply, or both. The TPS61094 has two typical application circuits. One is the pure boost with bypass function, as shown in 8-1, which connects the SUP pin and VIN pin together. The other is the supercap backup application, which separates the SUP pin and VIN pin, as shown in 8-14, which can charge supercap or boost supercap to power the output.

## 8.2 Typical Application – 3.6-V Output Boost Converter with Bypass




図 8-1. Li-ion Battery to 3.6-V Boost Converter with Bypass

#### 8.2.1 Design Requirements

The design parameters are listed in 表 8-1.

表 8-1. Design Requirements

PARAMETERS	VALUES
Input Voltage	2.7 V ~ 4.3 V
Output Voltage	3.6 V
Output Current	500 mA
Output Voltage Ripple	± 50 mV

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Programming the Output Voltage

The output voltage is set by the resistor between the OSEL pin and ground. Take  $\gtrsim$  7-1 as reference, R<sub>1</sub> = 17.4 kΩ for V<sub>OUT</sub> = 3.6 V. For proper operation, the resistance accuracy must be 1%. TI suggests to short the VCHG pin and ICHG pin to ground at the pure boost with bypass application.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



#### 8.2.2.2 Maximum Output Current

The maximum output capability of the TPS61094 is determined by the input-to-output ratio and the current limit of the boost converter. It can be estimated by  $\pm 4$ .

$$I_{OUT(max)} = \frac{V_{IN} \cdot (I_{LIM} - \frac{I_{LH}}{2}) \cdot \eta}{V_{OUT}}$$
(4)

where

- η is the conversion efficiency, use 85% for estimation.
- I<sub>LH</sub> is the current ripple value.
- I<sub>LIM</sub> is the switch current limit.

Minimum input voltage, maximum boost output voltage, and minimum current limit  $I_{LIM}$  should be used as the worst case condition for the estimation.

#### 8.2.2.3 Inductor Selection

Because the selection of the inductor affects steady-state operation, transient behavior, and loop stability, the inductor is the most important component in power regulator design. There are three important inductor specifications: inductor value, saturation current, and DC resistance (DCR).

The TPS61094 is designed to work with 1- $\mu$ H or 2.2- $\mu$ H inductor values. Follow  $\gtrsim 5$  to  $\gtrsim 7$  to calculate the inductor peak current for the application. To calculate the current in the worst case, use the minimum input voltage, maximum output voltage, and maximum load current of the application. To have enough design margins, choose the inductor value with -30% tolerances and low power-conversion efficiency for the calculation.

In a boost regulator, the inductor DC current can be calculated by 3.5.

$$I_{L(DC)} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times \eta}$$
(5)

where

- V<sub>OUT</sub> is the output voltage of the boost converter.
- I<sub>OUT</sub> is the output current of the boost converter.
- V<sub>IN</sub> is the input voltage of the boost converter.
- n is the power conversion efficiency, use 90% for most applications.

The inductor ripple current is calculated by  $\pm$  6.

$$\Delta I_{L(P-P)} = \frac{V_{IN} \times D}{L \times f_{SW}} \tag{6}$$

where

- D is the duty cycle, which can be calculated by 式 2.
- · L is the inductance value of the inductor.
- f<sub>SW</sub> is the switching frequency.
- V<sub>IN</sub> is the input voltage of the boost converter.

Therefore, the inductor peak current is calculated by  $\pm 7$ .

$$I_{L(P)} = I_{L(DC)} + \frac{\Delta I_{L(P-P)}}{2}$$
 (7)

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

Normally, it is advisable to work with an inductor peak-to-peak current of less than 40% of the average inductor current for maximum output current. A smaller ripple from a larger-valued inductor reduces the magnetic hysteresis losses in the inductor and EMI, but in the same way, load transient response time is increased. The saturation current of the inductor must be higher than the calculated peak inductor current. 表 8-2 lists the recommended inductors for the TPS61094.

表 8-2. Recommended Inductors for the TPS61094

PART NUMBER	L (µH)	DCR MAX (mΩ)	SATURATION CURRENT (A)	SIZE (LxWxH)	VENDOR <sup>(1)</sup>
XGL4020-222ME	2.2	21.5	4.4	4.0 × 4.0 × 2.1	Coilcraft
VCHA042A-2R2MS6	2.2	23.0	4.5	4.3 x 4.3 x 2.1	Cyntec
744383560 22	2.2	35.0	6.2	4.1 x 4.1 x 2.1	Wurth Elecktronik

(1) See the Third-Party Products disclaimer

#### 8.2.2.4 Output Capacitor Selection

The output capacitor is mainly selected to meet the requirements for output ripple and loop stability. The ripple voltage is related to capacitor capacitance and its equivalent series resistance (ESR). Assuming a ceramic capacitor with zero ESR, the minimum capacitance needed for a given ripple voltage can be calculated by  $3 \times 8$ .

$$C_{OUT} = \frac{I_{OUT} \times D_{MAX}}{f_{SW} \times V_{RIPPLE}}$$
(8)

#### where

- D<sub>MAX</sub> is the maximum switching duty cycle.
- V<sub>RIPPLE</sub> is the peak-to-peak output ripple voltage.
- I<sub>OUT</sub> is the maximum output current.
- f<sub>SW</sub> is the switching frequency.

The ESR impact on the output ripple must be considered if tantalum or aluminum electrolytic capacitors are used. The output peak-to-peak ripple voltage caused by the ESR of the output capacitors can be calculated by 式 9.

$$V_{RIPPLE(ESR)} = I_{L(P)} \times R_{ESR}$$
(9)

Take care when evaluating the derating of a ceramic capacitor under DC bias voltage, aging, and AC signal. For example, the DC bias voltage can significantly reduce capacitance. A ceramic capacitor can lose more than 50% of its capacitance at its rated voltage. Therefore, always leave margin on the voltage rating to make sure there is adequate capacitance at the required output voltage. Increasing the output capacitor makes the output ripple voltage smaller in PWM mode.

TI recommends using the X5R or X7R ceramic output capacitor in the range of 4-µF to 1000-µF effective capacitance. The output capacitor affects the small signal control loop stability of the boost regulator. If the output capacitor is below the range, the boost regulator can potentially become unstable. Increasing the output capacitor makes the output ripple voltage smaller in PWM mode.

# 8.2.2.5 Input Capacitor Selection


Multilayer X5R or X7R ceramic capacitors are excellent choices for the input decoupling of the step-up converter as they have extremely low ESR and are available in small footprints. Input capacitors must be located as close as possible to the device. While a 10-µF input capacitor is sufficient for most applications, larger values can be used to reduce input current ripple without limitations. Take care when using only ceramic input capacitors. When a ceramic capacitor is used at the input and the power is being supplied through long wires, a load step at the output can induce ringing at the VIN pin. This ringing can couple to the output and be mistaken as loop instability or can even damage the part. In this circumstance, place additional bulk capacitance (tantalum or aluminum electrolytic capacitor) between ceramic input capacitor and the power source to reduce ringing that can occur between the inductance of the power source leads and ceramic input capacitor.


Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



# 8.2.3 Application Curves







## 8.2.4 Typical Application – 3.3-V Output Boost Converter with Automatic Buck or Boost Function




図 8-14. 5-V Input Source to 3.3-V Boost Converter with Automatic Buck or Boost Function

#### 8.2.4.1 Design Requirements

The design parameters are listed in 表 8-3.

表 8-3. Design Requirements

PARAMETERS	VALUES
Input Voltage	5 V ± 0.5 V
Output Voltage	3.3 V
Output Current	250 mA
Output Voltage Ripple	± 50 mV
Supercap Charging Termination Voltage	2.6 V
Supercap Charging Current	100 mA


#### 8.2.4.2 Detailed Design Procedure

#### 8.2.4.2.1 Programming the Voltage and Current


The output voltage is set by the resistor between the OSEL pin and ground. Take as reference  $R_1$  = 4.75 k $\Omega$  for  $V_{OUT}$  = 3.3 V. The charging termination voltage is set by the resistor between the VCHG pin and ground. Take as reference  $R_1$  = 9.53 k $\Omega$  for  $V_{CHG\_REG}$  = 2.6 V. The charging current is set by the resistor between the ICHG pin and ground. Take as reference  $R_1$  = 22.1 k $\Omega$  for  $I_{CHG\_REG}$  = 100 mA. For proper operation, the resistance accuracy must be 1%.

Product Folder Links: TPS61094

# 8.2.4.3 Application Curves









# 9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 0.7 V to 5.5 V. This input supply must be well regulated. If the input supply is located more than a few inches from the converter, additional bulk capacitance can be required in addition to the ceramic bypass capacitors. A typical choice is a tantalum or aluminum electrolytic capacitor with a value of 100  $\mu$ F. Output current of the input power supply must be rated according to the supply voltage, output voltage, and output current of the TPS61094.



# 10 Layout

# 10.1 Layout Guidelines

As for all switching power supplies, the layout is an important step in the design, especially at high peak currents and high switching frequencies. If the layout is not carefully done, the regulator can show stability problems as well as EMI problems. Therefore, use wide and short traces for the main current path and for the power ground paths. The input and output capacitor, as well as the inductor should be placed as close as possible to the IC.

# 10.2 Layout Example

The bottom layer is a large GND plane connected by vias.




図 10-1. Layout: Boost Converter with Bypass Mode




図 10-2. Layout: Boost Converter with Automatic Bypass and Buck function



# 11 Device and Documentation Support

# 11.1 Device Support

# 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

# 11.2 Documentation Support

## 11.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Performing Accurate PFM Mode Efficiency Measurements Application Report
- · Texas Instruments, Accurately Measuring Efficiency of Ultra-low-IQ Devices Technical Brief
- · Texas Instruments, IQ: What it is, What it isn't, and How to Use it Techanical Brief

# 11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 11.4 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

#### 11.5 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

#### 11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

www.ti.com 7-Apr-2023

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS61094DSSR	ACTIVE	WSON	DSS	12	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	S61094	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 30-Oct-2021


# TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
E	30	Dimension designed to accommodate the component length
K	(0	Dimension designed to accommodate the component thickness
	Ν	Overall width of the carrier tape
F	21	Pitch between successive cavity centers


# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



## \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS61094DSSR	WSON	DSS	12	3000	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1

www.ti.com 30-Oct-2021



#### \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
I	TPS61094DSSR	WSON	DSS	12	3000	210.0	185.0	35.0	




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4209244/D





PLASTIC SMALL OUTLINE - NO LEAD




## NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated