









TPS61099 JAJSCG9L - JULY 2016 - REVISED AUGUST 2021

TPS61099x 同期整流昇圧型コンバータ、超低静止電流

1 特長

- V_{OUT} ピンへの非常に低い I_Q:600nA
- V_{IN} ピンへの非常に低い I_O:400nA
- 動作入力電圧:0.7V~5.5V
- 出力電圧を 1.8V~5.5V の範囲で調整可能
- 固定出力電圧バージョンを利用可能
- 最小 0.8A のスイッチ・ピーク電流制限
- ダウン・モードでレギュレートされた出力電圧
- シャットダウン時の真の遮断
- 固定出力電圧バージョンは 10µA 負荷で最高 75% の効率
- 10mA~300mA 負荷で最高 93% の効率
- 6 ボールの 1.23mm × 0.88mm WCSP パッケージ、 2mm × 2mm WSON パッケージ
- WEBENCH® Power Designer により、TPS61099x を使用するカスタム設計を作成

2 アプリケーション

- メモリ LCD バイアス
- 光心拍モニタの LED バイアス
- ウェアラブル・アプリケーション
- 低消費電力ワイヤレス・アプリケーション
- ポータブル製品
- バッテリ駆動システム

3 概要

TPS61099x デバイスは同期整流昇圧型コンバータで、 静止電流が 1µA と非常に低いのが特長です。このデバイ スは、バッテリでの長い動作時間を実現するために軽負荷 条件での高効率が極めて重要となるアルカリ電池、NiMH 充電式電池、Li-Mn 電池、またはリチウムイオン充電式電 池で駆動される製品向けに設計されています。

TPS61099x 昇圧型コンバータは、ヒステリシスありの制御 トポロジを使用して、最小の静止電流で最大の効率を実 現しています。軽負荷条件でわずか 1µA の静止電流しか 消費せず、固定出力電圧バージョンは 10µA 負荷時に最 高 75% の効率を実現します。また、3.3V から 5V への変 換時に 300mA までの出力電流をサポートし、200mA 負 荷で最高 93% の効率を実現します。

さらに、各種のアプリケーションに対応するため、 TPS61099x はダウン・モードとパススルー・モードで動作 します。ダウン・モードでは、入力電圧が出力電圧よりも高 い場合でも、依然として出力電圧を目標値にレギュレート できます。パススルー・モードでは、出力電圧は入力電圧 に追従します。TPS61099x は、V_{IN} > V_{OUT} + 0.5V のと き、ダウン・モードを終了してパススルー・モードへ移行し ます。


TPS61099x は真のシャットダウン機能をサポートしてお り、ディスエーブル時には負荷が入力電源から切断され、 消費電流を低減します。

TPS61099x には可変出力電圧のバージョンと、固定出 力電圧のバージョンがあります。このデバイスは、6ボール の 1.23mm × 0.88mm WCSP パッケージと 6 ピンの 2mm × 2mm WSON パッケージで供給されます。

製品情報

SCHILLS IN								
部品番号	パッケージ ⁽¹⁾	本体サイズ (公称)						
TPS61099	WCSP (6)	1.23mm × 0.88mm						
TPS61099x	(0)	1.2311111 ^ 0.00111111						
TPS61099	WSON (6)	2mm × 2mm						
TPS61099x	VV3ON (0)	2111111 ^ 2111111						

利用可能なすべてのパッケージについては、このデータシートの 末尾にある注文情報を参照してください。



Copyright © 2016, Texas Instruments Incorporated

代表的なアプリケーション回路



Page

Table of Contents

1 特長	1	9 Application and Implementation	14
2 アプリケーション		9.1 Application Information	
3 概要		9.2 Typical Application - 5 V Output Boost Converter	14
4 Revision History		10 Power Supply Recommendations	
5 Device Comparison Table		11 Layout	
6 Pin Configuration and Functions		11.1 Layout Guidelines	19
7 Specifications		11.2 Layout Example	19
7.1 Absolute Maximum Ratings		12 Device and Documentation Support	21
7.2 ESD Ratings		12.1 Device Support	21
7.3 Recommended Operating Conditions		12.2 Documentation Support	21
7.4 Thermal Information		12.3 Receiving Notification of Documentation Update	s <mark>2</mark> 1
7.5 Electrical Characteristics		12.4 サポート・リソース	21
7.6 Typical Characteristics		12.5 Trademarks	
8 Detailed Description		12.6 Electrostatic Discharge Caution	
8.1 Overview		12.7 Glossary	
8.2 Functional Block Diagram		13 Mechanical, Packaging, and Orderable	
8.3 Feature Description		Information	22
8.4 Device Functional Modes			
4 Revision History			
_	/	2. Ha = 11 P. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2.	
資料番号末尾の英字は改訂を表しています。そ	の改訂履歴	は英語版に準じています。	
Changes from Revision K (May 2018) to R	evision L (August 2021)	Page
・ 文書全体にわたって表 図 相互参昭の採悉	を方法を更新	<u> </u>	1

Changes from Revision J (October 2017) to Revision K (May 2018)



5 Device Comparison Table

PART NUMBER	OUTPUT VOLTAGE
TPS61099	Adjustable
TPS610997	5.0 V
TPS610996	4.5 V
TPS610995	3.6 V
TPS610994	3.3 V
TPS610993	3.0 V
TPS610992	2.5 V
TPS610991 ⁽¹⁾	1.8 V

⁽¹⁾ Product Preview. Contact TI factory for more information.

6 Pin Configuration and Functions




図 6-1. YFF Package 6-Pin YFF Top View




図 6-2. DRV Package 6-Pin DRV Top View

表 6-1. Pin Functions

	PIN		TYPE	DESCRIPTION
NAME	YFF	DRV	1117	DESCRIPTION
VIN	A1	6	ı	IC power supply input
SW	B1	5	PWR	Switch pin of the converter. It is connected to the inductor
EN	C1	4	I	Enable logic input. Logic high voltage enables the device; logic low voltage disables the device. Do not leave it floating.
GND	A2	1	PWR	Ground
VOUT	B2	2	PWR	Boost converter output
FB	C2	3	ı	Voltage feedback of adjustable output voltage. Connect to the center tap of a resistor divider to program the output voltage. Connect to GND pin for fixed output voltage versions.
PowerPad		7		Connect to GND



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Voltage range at terminals ⁽²⁾	VIN, SW, VOUT, FB, EN	-0.3	6.0	V
Operating junction temperature, T _J		-40	150	°C
Storage temperature range, T _{stg}		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

		VALUE	UNIT
	Human Body Model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	V
$V_{(ESD)}$	Charged Device Model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±500	

⁽¹⁾ JEDEC document JEP155 states that 500V HBM rating allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V _{IN}	Input voltage range	0.7		5.5	V
V _{OUT}	Output voltage range	1.8		5.5	V
L	Inductor	0.7	2.2	2.86	μH
C _{IN}	Input capacitor	1.0	10		μF
C _{OUT}	Output capacitor	10	20	100	μF
TJ	Operating virtual junction temperature	-40		125	°C

7.4 Thermal Information

		TPS6	TPS61099				
	THERMAL METRIC ⁽¹⁾	YFF (6 BALLS, WCSP)	DRV(6 PINS, WSON)	UNIT			
R _{0JA}	Junction-to-ambient thermal resistance	134.4	71.7	°C/W			
R _{0JCtop}	Junction-to-case (top) thermal resistance	0.9	83.0	°C/W			
$R_{\theta JB}$	Junction-to-board thermal resistance	36.1	33.9	°C/W			
ΨЈТ	Junction-to-top characterization parameter	0.1	2.7	°C/W			
ΨЈВ	Junction-to-board characterization parameter	36.2	33.4	°C/W			
R _{0JCbot}	Junction-to-case (bottom) thermal resistance	N/A	14.4	°C/W			

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Product Folder Links: TPS61099

⁽²⁾ All voltage values are with respect to network ground terminal.

⁽²⁾ JEDEC document JEP157 states that 250V CDM rating allows safe manufacturing with a standard ESD control process.



7.5 Electrical Characteristics

 $T_J = -40^{\circ}$ C to 125°C and $V_{IN} = 0.7$ V to 5.5 V. Typical values are at $V_{IN} = 3.7$ V, $T_J = 25^{\circ}$ C, unless otherwise noted.

	PARAMETER	Version	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
POWER SU	IPPLY								
V _{IN}	Input voltage range	TPS61099x		0.7		5.5	V		
V _{UVLO}	Input under voltage lockout threshold	TPS61099x	V _{IN} rising		0.6	0.7	V		
	UVLO hysteresis	TPS61099x			200		mV		
	Quiescent current into VIN pin	TPS61099x	IC enabled, no Load, no Switching T _J = -40 °C to 85 °C		0.4	1.1	μA		
lQ	Quiescent current into VOUT pin	TPS61099x	IC enabled, no Load, no Switching, Boost or Down Mode T _J = -40 °C to 85 °C		0.6	1.5	μA		
I _{SD}	Shutdown current into VIN pin	TPS61099x	IC disabled, V _{IN} = 3.7 V, V _{OUT} = 0 V T _J = -40 °C to 85 °C		0.5	1.6	μA		
OUTPUT						'			
V _{OUT}	Output voltage range	TPS61099		1.8		5.5	V		
		TD0040007	VIN < VOUT, PWM mode	4.90	5.00	5.10	V		
		TPS610997	VIN < VOUT, PFM mode		5.15				
		TD0640004	VIN < VOUT, PWM mode	3.23	3.30	3.37	V		
		TPS610994	VIN < VOUT, PFM mode		3.4		1		
		TD0640003	VIN < VOUT, PWM mode	2.94	3.0	3.06	V		
	Output accuracy	TPS610993	VIN < VOUT, PFM mode		3.1] v		
	Output accuracy	TPS610996	VIN < VOUT, PWM mode	4.4	4.5	4.6	V		
		17 30 10 9 9 0	VIN < VOUT, PFM mode		4.63		V		
		TPS610992	VIN < VOUT, PWM mode	2.45	2.5	2.55	W		
			VIN < VOUT, PFM mode		2.58		V		
		TD064000F	VIN < VOUT, PWM mode	3.53	3.6	3.67	V		
		TPS610995	VIN < VOUT, PFM mode		3.71		V		
V _{REF}	Feedback reference voltage	TPS61099	V _{IN} < V _{OUT} , PWM mode	0.98	1.00	1.02	V		
		TPS61099	V _{IN} < V _{OUT} , PFM mode		1.03		V		
V _{OVP}	Output overvoltage protection threshold	TPS61099x	V _{OUT} rising	5.6	5.8	6.0	V		
	OVP hysteresis	TPS61099x			100	200	mV		
I _{FB_LKG}	Leakage current into FB pin	TPS61099x	V _{FB} = 1.0 V		10	50	nA		
POWER SV	VITCH					'			
			V _{OUT} = 5.0 V		250		mΩ		
R _{DS(on)_LS}	Low side switch on resistance	TPS61099x	V _{OUT} = 3.3 V		300		mΩ		
			V _{OUT} = 1.8 V		400		mΩ		
			V _{OUT} = 5.0 V		300	350	mΩ		
R _{DS(on)_HS}	Rectifier on resistance	TPS61099x	V _{OUT} = 3.3 V		350	450	mΩ		
			V _{OUT} = 1.8 V		500	750	mΩ		
			V _{OUT} = 5.0 V		350		mA		
I _{LH}	Inductor current ripple	TPS61099x	V _{OUT} = 3.3 V		300		mA		
			V _{OUT} = 1.8 V		250		mA		
	Command limit threads 1-1	TD064000	V _{OUT} ≥ 2.5 V, boost operation	0.8	1	1.25	Α		
I _{LIM}	Current limit threshold	TPS61099x	V _{OUT} < 2.5 V, boost operation	0.5	0.75		Α		
I _{SW_LKG}	Leakage current into SW pin (from SW pin to GND)	TPS61099x	V_{SW} = 5.0 V, no switch, T_J = -40 °C to 85 °C			200	nA		




7.5 Electrical Characteristics (continued)

 T_J = -40°C to 125°C and V_{IN} = 0.7 V to 5.5 V. Typical values are at V_{IN} = 3.7 V, T_J = 25°C, unless otherwise noted.

	PARAMETER	Version	TEST CONDITIONS	MIN	TYP N	ИΑХ	UNIT			
CONTROL LOGIC										
V _{IL}	EN input low voltage threshold	TPS61099x	V _{IN} ≤ 1.5 V	0.2 x VIN			V			
V _{IH}	EN input high voltage threshold	TPS61099x	V _{IN} ≤ 1.5 V).8 x VIN	V			
V _{IL}	EN input low voltage threshold	TPS61099x	V _{IN} > 1.5 V	0.4			V			
V _{IH}	EN input high voltage threshold	TPS61099x	V _{IN} > 1.5 V			1.2	V			
I _{EN_LKG}	Leakage current into EN pin	TPS61099x	V _{EN} = 5.0 V			50	nA			
	Overtemperature protection	TPS61099x			150		°C			
	Overtemperature hysteresis	TPS61099x			25		°C			

Product Folder Links: TPS61099

7.6 Typical Characteristics






図 7-3. TPS610996 Load Efficiency with Different Inputs






図 7-5. TPS610994 Load Efficiency with Different Inputs




TPS610997, V_{IN}= 0.7 V, 1.5 V, 3.0 V, 3.6 V, 4.2 V

図 7-2. TPS610997 Load Efficiency with Different Inputs



TPS610995, V_{IN}= 0.7 V, 1.5 V, 2.0, 3.0 V, 3.3 V

図 7-4. TPS610995 Load Efficiency with Different Inputs




TPS610993, V_{IN} = 0.7 V, 1.5 V, 2.2 V, 2.5 V

図 7-6. TPS610993 Load Efficiency with Different Inputs




7.6 Typical Characteristics (continued)



Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

7.6 Typical Characteristics (continued)






8 Detailed Description

8.1 Overview

The TPS61099x synchronous step-up converter is designed for alkaline battery, coin-cell battery, Li-ion or Li-polymer battery powered systems, which requires long battery running time and tiny solution size. The TPS61099x can operate with a wide input voltage from 0.7 V to 5.5 V. It only consumes 1 μ A quiescent current and can achieve high efficiency under light load condition.

The TPS61099x operates in a hysteretic control scheme with typical 1-A peak switch current limit. The TPS61099x provides the true shutdown function and the load is completely disconnected from the input so as to minimize the leakage current. It also adopts Down Mode and Pass-Through operation when input voltage is close to or higher than the regulated output voltage. The TPS61099x family is available in both adjustable and fixed output voltage versions. Adjustable version offers programmable output voltage for flexible applications while fixed versions offer minimal solution size and achieve up to 75% high efficiency under 10-μA load.

8.2 Functional Block Diagram



A. Internal FB resistor divider is implemented in fixed output voltage versions.

図 8-1. Functional Block Diagram

8.3 Feature Description

8.3.1 Boost Controller Operation

The TPS61099x boost converter is controlled by a hysteretic current mode controller. This controller regulates the output voltage by keeping the inductor ripple current constant in the range of 300 mA and adjusting the offset of this inductor current depending on the output load. Since the input voltage, output voltage and inductor value all affect the rising and falling slopes of inductor ripple current, the switching frequency is not fixed and is determined by the operation condition. If the required average input current is lower than the average inductor current defined by this constant ripple, the inductor current goes discontinuously to keep the efficiency high under light load condition. \boxtimes 8-2 illustrates the hysteretic current operation. If the load current is reduced further, the boost converter enters into Burst mode. In Burst mode, the boost converter ramps up the output voltage with several switching cycles. Once the output voltage exceeds a setting threshold, the device stops switching and

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

goes into a sleep status. In sleep status, the device consumes less quiescent current. It resumes switching when the output voltage is below the setting threshold. It exits the Burst mode when the output current can no longer be supported in this mode. Refer to \boxtimes 8-3 for Burst mode operation details.

To achieve high efficiency, the power stage is realized as a synchronous boost topology. The output voltage V_{OUT} is monitored via an external or internal feedback network which is connected to the voltage error amplifier. To regulate the output voltage, the voltage error amplifier compares this feedback voltage to the internal voltage reference and adjusts the required offset of the inductor current accordingly.




図 8-2. Hysteretic Current Operation




図 8-3. Burst Mode Operation

8.3.2 Under-Voltage Lockout

An under-voltage lockout (UVLO) circuit stops the operation of the converter when the input voltage drops below the typical UVLO threshold of 0.4 V. A hysteresis of 200 mV is added so that the device cannot be enabled again until the input voltage goes up to 0.6 V. This function is implemented in order to prevent malfunctioning of the device when the input voltage is between 0.4 V and 0.6 V.

8.3.3 Enable and Disable

When the input voltage is above UVLO rising threshold and the EN pin is pulled to high voltage, the TPS61099x is enabled. When the EN pin is pulled to low voltage, the TPS61099x goes into shutdown mode. In shutdown mode, the device stops switching and the rectifying PMOS fully turns off, providing the completed disconnection between input and output. Less than 0.5-µA input current is consumed in shutdown mode.

8.3.4 Soft Start

After the EN pin is tied to high voltage, the TPS61099x begins to startup. At the beginning, the device operates at the boundary of Discontinuous Conduction Mode (DCM) and Continuous Conduction Mode (CCM), and the inductor peak current is limited to around 200 mA during this stage. When the output voltage is charged above approximately 1.6 V, the device starts the hysteretic current mode operation. The current limit threshold is gradually increasing to $0.7 \times I_{LIM}$ within 500 μs . In this way, the soft start function reduces the inrush current during startup. After V_{OUT} reaches the target value, soft start stage ends and the peak current is now determined by the output of an internal error amplifier which compares the feedback of the output voltage and the internal reference voltage.

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback

The TPS61099x is able to start up with 0.7-V input voltage with larger than 3-k Ω load. However, if the load during startup is so heavy that the TPS61099x fails to charge the output voltage above 1.6 V, the TPS61099x can't start up successfully until the input voltage is increased or the load current is reduced. The startup time depends on input voltage and load current.

8.3.5 Current Limit Operation

The TPS61099x employs cycle-by-cycle over-current protection (OCP) function. If the inductor peak current reaches the current limit threshold I_{LIM} , the main switch turns off so as to stop further increase of the input current. In this case the output voltage will decrease until the power balance between input and output is achieved. If the output drops below the input voltage, the TPS61099x enters into Down Mode. The peak current is still limited by I_{LIM} cycle-by-cycle in Down Mode. If the output drops below 1.6 V, the TPS61099 enters into startup process again. In Pass-Through operation, current limit function is not enabled.

8.3.6 Output Short-to-Ground Protection

The TPS61099x starts to limit the switch current to 200 mA when the output voltage is below 1.6 V. If short-to-ground condition occurs, switch current is limited at 200 mA. Once the short circuit is released, the TPS61099x goes back to soft start again and regulates the output voltage.

8.3.7 Over Voltage Protection

TPS61099x has an output over-voltage protection (OVP) to protect the device in case that the external feedback resistor divider is wrongly populated. When the output voltage of the TPS61099 exceeds the OVP threshold of 5.8 V, the device stops switching. Once the output voltage falls 0.1 V below the OVP threshold, the device starts operating again.

8.3.8 Down Mode Regulation and Pass-Through Operation

The TPS61099x features Down Mode and Pass-Through operation when input voltage is close to or higher than output voltage.

In the Down Mode, output voltage is regulated at target value even when $V_{\text{IN}} > V_{\text{OUT}}$. The control circuit changes the behavior of the rectifying PMOS by pulling its gate to input voltage instead of to ground. In this way, the voltage drop across the PMOS is increasing as high as to regulate the output voltage. The power loss also increases in this mode, which needs to be taken into account for thermal consideration.

In the Pass-Through operation, the boost converter stops switching. The rectifying PMOS constantly turns on and low side switch constantly turns off. The output voltage is the input voltage minus the voltage drop across the dc resistance (DCR) of the inductor and the on-resistance of the rectifying PMOS.

With V_{IN} ramping up, the TPS61099x goes into Down Mode first when $V_{IN} > V_{OUT} - 50$ mV. It stays in Down Mode until $V_{IN} > V_{OUT} + 0.5$ V and then goes automatically into Pass-Through operation. In the Pass-Through operation, output voltage follows input voltage. The TPS61099x exits Pass-Through Mode and goes back to Down Mode when V_{IN} ramps down to 103% of the target output voltage. It stays in Down Mode until input voltage falls 100mV below the output voltage, returning to Boost operation.




図 8-4. Down Mode and Pass-Through Operation

8.3.9 Thermal Shutdown

The TPS61099x has a built-in temperature sensor which monitors the internal junction temperature in boost mode operation. If the junction temperature exceeds the threshold 150°C, the device stops operating. As soon as the junction temperature drops below the shutdown temperature minus the hysteresis, typically 125°C, it starts operating again.

8.4 Device Functional Modes

8.4.1 Burst Mode Operation under Light Load Condition

The boost converter of TPS61099x enters into Burst Mode operation under light load condition. Refer to *Boost Controller Operation* for details.

8.4.2 Down Mode Regulation and Pass-Through Mode Operation

The boost converter of TPS61099x automatically enters into Down Mode or pass-through mode operation when input voltage is higher than the target output voltage. Refer to *Down Mode Regulation and Pass-Through Operation* for details.

9 Application and Implementation


Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The TPS61099x is a synchronous boost converter designed to operate at a wide input voltage from 0.7 V to 5.5 V with 1-A peak switch current limit. The device adopts a hysteretic control scheme so the operating frequency is not a constant value, which varies with different input/output voltages and inductor values. It only consumes 1-µA quiescent current under light load condition. It also supports true shutdown to disconnect the load from the input in order to minimize the leakage current. Therefore, it is very suitable for alkaline battery, coin-cell battery, Li-ion or Li-polymer battery powered systems to extend the battery running time.

9.2 Typical Application - 5 V Output Boost Converter



9.2.1 Design Requirements

A typical application example is the memory LCD, which normally requires 5-V output as its bias voltage and only consumes less than 1 mA current. The following design procedure can be used to select external component values for the TPS61099x.

表 9-1. Design Requirements

PARAMETERS	VALUES
Input Voltage	2.7 V ~ 4.2 V
Output Voltage	5 V
Output Current	1 mA
Output Voltage Ripple	± 50 mV

9.2.1.1 Detailed Design Procedure

9.2.1.1.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPS61099 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance

www.tij.co.jp

- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

9.2.1.1.2 Programming the Output Voltage

There are two ways to set the output voltage of the TPS61099x. For adjustable output voltage version, select the external resistor divider R1 and R2, as shown in \pm 1, the output voltage is programmed to the desired value. When the output voltage is regulated, the typical voltage at the FB pin is V_{RFF} of 1.0 V.

$$V_{OUT} = V_{REF} \cdot \frac{R1 + R2}{R2} \tag{1}$$

For fixed output voltage versions, the FB pin should be connected to the GND. The TPS61099x offers diverse fixed voltage versions, refer to *Device Comparison Table* for version details.

In this example, 5-V output is required to bias the memory LCD. For the best accuracy, the current following through R2 should be 100 times larger than FB pin leakage current. Changing R2 towards a lower value increases the robustness against noise injection. Changing R2 towards higher values reduces the FB divider current for achieving the highest efficiency at low load currents. 1-M Ω and 249-k Ω resistors are selected for R1 and R2 in this example. High accuracy resistors are recommended for better output voltage accuracy.

9.2.1.1.3 Maximum Output Current

The maximum output capability of the TPS61099x is determined by the input to output ratio and the current limit of the boost converter. It can be estimated by ± 2 .

$$I_{OUT(max)} = \frac{V_{IN} \cdot (I_{LIM} - \frac{I_{LH}}{2}) \cdot \eta}{V_{OUT}}$$
(2)

where

- η is the conversion efficiency, use 85% for estimation
- I_{LH} is the current ripple value
- I_{I IM} is the switch current limit

Minimum input voltage, maximum boost output voltage and minimum current limit I_{IIM} should be used as the worst case condition for the estimation.

9.2.1.1.4 Inductor Selection

Because the selection of the inductor affects steady state operation, transient behavior, and loop stability, the inductor is the most important component in power regulator design. There are three important inductor specifications, inductor value, saturation current, and dc resistance (DCR).

The TPS61099x is optimized to work with inductor values between 1 µH and 2.2 µH. For best stability consideration, a 2.2-μH inductor is recommended under Vout > 3.0V condition while choosing a 1-μH inductor for applications under Vout ≤ 3.0V condition. Follow 式 3 and 式 4 to calculate the inductor's peak current for the application. Depending on different load conditions, the TPS61099x works in continuous current mode or discontinuous mode. In different modes, the peak currents of the inductor are also different. 式 3 provides an easy way to estimate whether the device works in CCM or DCM. As long as the 式 3 is true, continuous current mode is typically established. Otherwise, discontinuous current mode is typically established.

$$\frac{V_{OUT} \cdot I_{OUT}}{V_{IN} \times \eta} > \frac{I_{LH}}{2}$$
(3)

The inductor current ripple I_{LH} is fixed by design. Therefore, the peak inductor current is calculated with ± 4 .



$$\begin{split} I_{L,peak} &= \frac{V_{OUT} \cdot I_{OUT}}{V_{IN} \times \eta} + \frac{I_{LH}}{2}; \quad \text{continuous current mode operation} \\ I_{L,peak} &= I_{LH}; \qquad \qquad \text{discontinuous current mode operation} \end{split}$$

where

I_{L.peak} is the peak inductor current.

The inductor's saturation current must be higher than the calculated peak inductor current. 表 9-2 lists the recommended inductors for TPS61099x device.

After choosing the inductor, the estimated switching frequency f in continuous current mode can be calculated by \pm 5. The switching frequency is not a constant value, which is determined by L, V_{IN} and V_{OUT} .

$$f = \frac{V_{IN} \cdot (V_{OUT} - V_{IN} \cdot \eta)}{L \cdot I_{LH} \cdot V_{OUT}}$$
(5)

INDUCTANCE DC RESISTANCE SATURATION VOUT IVI(1) SIZE (LxWxH) **PART NUMBER MANUFACTURER** [µH] **CURRENT [A]** $[m\Omega]$ 2.5 x 2.0 x 1.2 74404024022 Würth Elektronik 22 1.95 80 1.7 2.5 x 2.0 x 1.1 LQH2HPN2R2MJR > 3.0 2.2 92 muRata 2.2 1.45 163 2.0 x 1.6 x 1.0 VLS201610CX-2R2M TDK 1.0 2.6 37 2.5 x 2.0 x 1.2 74404024010 Würth Elektronik 1.0 2.3 48 2.5 x 2.0 x 1.0 MLP2520W1R0MT0S1 TDK ≤ 3.0 1.0 1.5 80 2.0 x 1.2 x 1.0 LQM21PN1R0MGH muRata

表 9-2. List of Inductors

9.2.1.1.5 Capacitor Selection

For best output and input voltage filtering, low ESR X5R or X7R ceramic capacitors are recommended.

The input capacitor minimizes input voltage ripple, suppresses input voltage spikes and provides a stable system rail for the device. An input capacitor value of 10 µF is normally recommended to improve transient behavior of the regulator and EMI behavior of the total power supply circuit. A ceramic capacitor placed as close as possible to the VIN and GND pins of the IC is recommended.

For the output capacitor of VOUT pin, small ceramic capacitors are recommended, placed as close as possible to the VOUT and GND pins of the IC. If, for any reason, the application requires the use of large capacitors which cannot be placed close to the IC, the use of a small ceramic capacitor with a capacitance value of 1 µF in parallel to the large one is recommended. This small capacitor should be placed as close as possible to the VOUT and GND pins of the IC.

From the power stage point of view, the output capacitor sets the corner frequency of the converter while the inductor creates a Right-Half-Plane-Zero. Consequently, with a larger inductor, a larger output capacitor must be used. The TPS61099x is optimized to work with the inductor from 1 µH to 2.2 µH, so the minimal output capacitor value is 20 µF (nominal value). Increasing the output capacitor makes the output ripple smaller in PWM mode.

When selecting capacitors, ceramic capacitor's derating effect under bias should be considered. Choose the right nominal capacitance by checking capacitor's DC bias characteristics. In this example, GRM188R60J106ME84D, which is a 10-µF ceramic capacitor with high effective capacitance value at DC biased condition, is selected for V_{OUT} rail. The performance of TPS61099x is shown in *Application Curves* section.


Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated


⁽¹⁾ See Third-Party Products disclaimer



9.2.1.2 Application Curves







10 Power Supply Recommendations

The TPS61099x family is designed to operate from an input voltage supply range between 0.7 V to 5.5 V. The power supply can be alkaline battery, NiMH rechargeable battery, Li-Mn battery or rechargeable Li-lon battery. The input supply should be well regulated with the rating of TPS61099x.




11 Layout

11.1 Layout Guidelines

As for all switching power supplies, the layout is an important step in the design, especially at high peak currents and high switching frequencies. If the layout is not carefully done, the regulator could show stability problems as well as EMI problems. Therefore, use wide and short traces for the main current path and for the power ground paths. The input and output capacitor, as well as the inductor should be placed as close as possible to the IC.

11.2 Layout Example

The bottom layer is a large GND plane connected by vias.



Top Layer

O VIA

図 11-1. Layout -YFF






図 11-2. Layout - DRV



12 Device and Documentation Support

12.1 Device Support

12.1.1 Development Support

12.1.1.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPS61099x device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V_{IN}) , output voltage (V_{OUT}) , and output current (I_{OUT}) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- · Export customized schematic and layout into popular CAD formats
- · Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

12.1.2 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 Documentation Support

12.2.1 Related Documentation

For related documentation see the following:

- Performing Accurate PFM Mode Efficiency Measurements, SLVA236
- Accurately measuring efficiency of ultralow-IQ devices, SLYT558
- IQ: What it is, what it isn't, and how to use it, SLYT412

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。 TI の使用条件を参照してください。

Copyright © 2021 Texas Instruments Incorporated



12.5 Trademarks

TI E2E[™] is a trademark of Texas Instruments. WEBENCH[®] is a registered trademark of Texas Instruments. is a registered trademark of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TPS61099

7-Apr-2023 www.ti.com

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS610992YFFR	ACTIVE	DSBGA	YFF	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	19J	Samples
TPS610992YFFT	ACTIVE	DSBGA	YFF	6	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	19J	Samples
TPS610993YFFR	ACTIVE	DSBGA	YFF	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	17X	Samples
TPS610993YFFT	ACTIVE	DSBGA	YFF	6	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	17X	Samples
TPS610994YFFR	ACTIVE	DSBGA	YFF	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	17N	Samples
TPS610994YFFT	ACTIVE	DSBGA	YFF	6	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	17N	Samples
TPS610995DRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1NDU	Samples
TPS610995DRVT	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1NDU	Samples
TPS610995YFFR	ACTIVE	DSBGA	YFF	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	19K	Samples
TPS610995YFFT	ACTIVE	DSBGA	YFF	6	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	19K	Samples
TPS610996YFFR	ACTIVE	DSBGA	YFF	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	191	Samples
TPS610996YFFT	ACTIVE	DSBGA	YFF	6	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	191	Samples
TPS610997YFFR	ACTIVE	DSBGA	YFF	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	14K	Samples
TPS610997YFFT	ACTIVE	DSBGA	YFF	6	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	14K	Samples
TPS61099DRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 150	1I8U	Samples
TPS61099YFFR	ACTIVE	DSBGA	YFF	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	12G	Samples
TPS61099YFFT	ACTIVE	DSBGA	YFF	6	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	12G	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available.



PACKAGE OPTION ADDENDUM

www.ti.com 7-Apr-2023

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: Til defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 9-Jun-2023


TAPE AND REEL INFORMATION





Γ	A0	Dimension designed to accommodate the component width
	В0	Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS610992YFFR	DSBGA	YFF	6	3000	180.0	8.4	0.96	1.36	0.69	4.0	8.0	Q1
TPS610992YFFT	DSBGA	YFF	6	250	180.0	8.4	0.96	1.36	0.69	4.0	8.0	Q1
TPS610993YFFR	DSBGA	YFF	6	3000	180.0	8.4	0.96	1.36	0.69	4.0	8.0	Q1
TPS610993YFFT	DSBGA	YFF	6	250	180.0	8.4	0.96	1.36	0.69	4.0	8.0	Q1
TPS610994YFFR	DSBGA	YFF	6	3000	180.0	8.4	0.96	1.36	0.69	4.0	8.0	Q1
TPS610994YFFT	DSBGA	YFF	6	250	180.0	8.4	0.96	1.36	0.69	4.0	8.0	Q1
TPS610995DRVR	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS610995DRVT	WSON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS610995YFFR	DSBGA	YFF	6	3000	180.0	8.4	0.96	1.36	0.69	4.0	8.0	Q1
TPS610995YFFT	DSBGA	YFF	6	250	180.0	8.4	0.96	1.36	0.69	4.0	8.0	Q1
TPS610996YFFR	DSBGA	YFF	6	3000	180.0	8.4	0.96	1.36	0.69	4.0	8.0	Q1
TPS610996YFFT	DSBGA	YFF	6	250	180.0	8.4	0.96	1.36	0.69	4.0	8.0	Q1
TPS610997YFFR	DSBGA	YFF	6	3000	180.0	8.4	0.96	1.36	0.69	4.0	8.0	Q1
TPS610997YFFT	DSBGA	YFF	6	250	180.0	8.4	0.96	1.36	0.69	4.0	8.0	Q1
TPS61099DRVR	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS61099YFFR	DSBGA	YFF	6	3000	180.0	8.4	0.96	1.36	0.69	4.0	8.0	Q1




PACKAGE MATERIALS INFORMATION

www.ti.com 9-Jun-2023

	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ı	TPS61099YFFT	DSBGA	YFF	6	250	180.0	8.4	0.96	1.36	0.69	4.0	8.0	Q1



www.ti.com 9-Jun-2023




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS610992YFFR	DSBGA	YFF	6	3000	182.0	182.0	20.0
TPS610992YFFT	DSBGA	YFF	6	250	182.0	182.0	20.0
TPS610993YFFR	DSBGA	YFF	6	3000	182.0	182.0	20.0
TPS610993YFFT	DSBGA	YFF	6	250	182.0	182.0	20.0
TPS610994YFFR	DSBGA	YFF	6	3000	182.0	182.0	20.0
TPS610994YFFT	DSBGA	YFF	6	250	182.0	182.0	20.0
TPS610995DRVR	WSON	DRV	6	3000	210.0	185.0	35.0
TPS610995DRVT	WSON	DRV	6	250	210.0	185.0	35.0
TPS610995YFFR	DSBGA	YFF	6	3000	182.0	182.0	20.0
TPS610995YFFT	DSBGA	YFF	6	250	182.0	182.0	20.0
TPS610996YFFR	DSBGA	YFF	6	3000	182.0	182.0	20.0
TPS610996YFFT	DSBGA	YFF	6	250	182.0	182.0	20.0
TPS610997YFFR	DSBGA	YFF	6	3000	182.0	182.0	20.0
TPS610997YFFT	DSBGA	YFF	6	250	182.0	182.0	20.0
TPS61099DRVR	WSON	DRV	6	3000	210.0	185.0	35.0
TPS61099YFFR	DSBGA	YFF	6	3000	182.0	182.0	20.0
TPS61099YFFT	DSBGA	YFF	6	250	182.0	182.0	20.0



DIE SIZE BALL GRID ARRAY




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).




DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.






Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4206925/F





PLASTIC SMALL OUTLINE - NO LEAD



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature
- number SLUA271 (www.ti.com/lit/slua271).

 5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated