

# TPS62135、TPS621351 高精度 3V～17V 4A 降圧コンバータ、DCS-Control™付き

## 1 特長


- 出力電圧精度  $\pm 1\%$  (PWM モード)
- 入力電圧範囲: 3V～17V
- 静止電流: 18 $\mu$ A (標準値)
- 出力電圧: 0.8V～12V
- 調整可能なソフト・スタート
- 強制 PWM または PWM/PFM 動作
- 強制 PWM での標準スイッチング周波数 2.5MHz
- 高精度の ENABLE 入力
  - ユーザー定義の低電圧誤動作防止機能
  - 正確なシーケンシング
- 100% デューティ・サイクル・モード
- 自動効率向上 AEE™
- DCS-Control™ トポロジ
- アクティブ出力放電付き
- (オプション) ヒックアップ過電流保護
- パワー・グッド出力
- 3mm × 2mm の VQFN パッケージ

## 2 アプリケーション

- 標準の 12V レール電源
- 接続時のスタンバイ要件用の POL
- 単一または複数のリチウムイオン・バッテリーからの POL 電源
- ゲーム・コンソール、SSD ドライブ
- モバイルおよび組み込みコンピュータ

## 3 概要

TPS62135 および TPS621351 は、DCS-Control™ トポロジをベースにした、高効率で使いやすい同期整流降圧



Copyright © 2016, Texas Instruments Incorporated

概略回路図

DC/DC コンバータです。このデバイスは、3V～17V の広い範囲の入力電圧で動作するため、マルチセルのリチウムイオンおよび 12V の中間電源レールに適しています。このデバイスは、4A の出力電流を連続的に供給できます。TPS62135 は、負荷が軽いときに自動的にパワーセーブ・モードへ移行するため、負荷範囲全体にわたって高い効率が維持されます。このため、このデバイスは接続状態でのスタンバイ性能を必要とするアプリケーション、たとえば超低消費電力のコンピュータなどに最適です。MODE ピンが LOW になっているとき、デバイスのスイッチング周波数は、入力と出力の電圧に応じて自動的に調整されます。この手法は自動効率拡張機能 (AEE™) と呼ばれるもので、動作範囲の全体にわたって高い変換効率を維持します。PWM モードで 1% の出力電圧精度を実現しているため、出力電圧精度の高い電源を設計できます。


デバイスの静止電流は、標準で 18 $\mu$ A です。シャットダウン・モードでの電流は標準で 1 $\mu$ A で、TPS62135 では、出力がアクティブに放電されます。TPS621351 では、出力電圧放電機能がディセーブルされています。

TPS62135 は、調整可能バージョンとして、3mm × 2mm の VQFN パッケージで提供されています。

### 製品情報

部品番号	パッケージ <sup>(1)</sup>	本体サイズ (公称)
TPS62135	VQFN	3.00mm x 2.00mm
TPS621351		

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。



効率と出力電流との関係 Vo = 3.3V

D001



## Table of Contents

<b>1 特長</b> .....	<b>1</b>	9.4 Device Functional Modes.....	<b>11</b>
<b>2 アプリケーション</b> .....	<b>1</b>	<b>10 Application and Implementation</b> .....	<b>14</b>
<b>3 概要</b> .....	<b>1</b>	10.1 Application Information.....	14
<b>4 Revision History</b> .....	<b>2</b>	10.2 Typical Applications.....	18
<b>5 Device Comparison Table</b> .....	<b>3</b>	10.3 System Examples.....	33
<b>6 Pin Configuration and Functions</b> .....	<b>3</b>	<b>11 Power Supply Recommendations</b> .....	<b>37</b>
<b>7 Specifications</b> .....	<b>4</b>	<b>12 Layout</b> .....	<b>38</b>
7.1 Absolute Maximum Ratings.....	4	12.1 Layout Guidelines.....	38
7.2 ESD Ratings.....	4	12.2 Layout Example.....	38
7.3 Recommended Operating Conditions.....	4	12.3 Thermal Considerations.....	38
7.4 Thermal Information.....	5	<b>13 Device and Documentation Support</b> .....	<b>40</b>
7.5 Electrical Characteristics.....	5	13.1 Device Support.....	40
7.6 Typical Characteristics.....	7	13.2 Receiving Notification of Documentation Updates.....	40
<b>8 Parameter Measurement Information</b> .....	<b>8</b>	13.3 サポート・リソース.....	40
8.1 Schematic.....	8	13.4 Trademarks.....	40
<b>9 Detailed Description</b> .....	<b>9</b>	13.5 静電気放電に関する注意事項.....	40
9.1 Overview.....	9	13.6 用語集.....	40
9.2 Functional Block Diagram.....	9	<b>14 Mechanical, Packaging, and Orderable Information</b> .....	<b>40</b>
9.3 Feature Description.....	10		

## 4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

<b>Changes from Revision B (April 2017) to Revision C (June 2021)</b>	<b>Page</b>
• 文書全体にわたって表、図、相互参照の採番方法を更新.....	1
• Updated <a href="#">式 2</a> .....	11

<b>Changes from Revision A (September 2016) to Revision B (November 2016)</b>	<b>Page</b>
• Deleted table note from <a href="#">セクション 5</a> .....	3
• Changed <a href="#">図 10-3</a> to <a href="#">図 10-27</a> .....	19
• Added <a href="#">図 10-69</a> .....	19
• Added <a href="#">図 10-71</a> .....	19
• Added <a href="#">図 10-73</a> .....	19
• Added <a href="#">図 10-75</a> .....	19
• Added <a href="#">図 10-77</a> .....	19
• Added <a href="#">図 10-78</a> .....	19
• Added <a href="#">図 10-79</a> .....	19

<b>Changes from Revision * (June 2016) to Revision A (September 2016)</b>	<b>Page</b>
• 「製品プレビュー」から「量産データ」に変更.....	1

## 5 Device Comparison Table

DEVICE NUMBER	FEATURES	OUTPUT VOLTAGE	MARKING
TPS62135RGX	nominal switching frequency = 2.5 MHz output voltage discharge voltage selection input / output VSEL/FB2 HICCUP current limit	adjustable	62135
TPS621351RGX	voltage selection input / output VSEL/FB2 nominal switching frequency = 2.5 MHz	adjustable	621351
TPS62136RGX	nominal switching frequency = 1 MHz output voltage discharge voltage selection input / output VSEL/FB2 HICCUP current limit	adjustable	see the TPS62136 data sheet
TPS621361RGX	nominal switching frequency = 1 MHz voltage selection input / output VSEL/FB2	adjustable	see the TPS621361 data sheet

## 6 Pin Configuration and Functions




图 6-1. RGX Package 11-Pin VQFN

表 6-1. Pin Functions

PIN		I/O	DESCRIPTION
NAME	NUMBER		
EN	8	I	This is the enable pin of the device. Connect to logic low to disable the device. Pull high to enable the device. Do not leave this pin unconnected.
FB	5	I	Voltage feedback input, connect resistive output voltage divider to this pin.
FB2	4	O	Open drain of an internal switch to GND. Allows to turn on a resistor in parallel to the feedback resistor R2 and increase the output voltage with VSEL = high.
GND	3		Ground pin.
MODE	10	I	The device runs in PFM/PWM mode when this pin is pulled low. When the pin is pulled high, the device runs in forced PWM mode. Do not leave this pin unconnected.
PG	7	O	Open drain power good output.
SS/TR	9	I	Soft-Start / Tracking pin. An external capacitor connected from this pin to GND defines the rise time for the internal reference voltage. The pin can also be used as an input for tracking and sequencing - see セクション 9 in this document.
SW	2		This is the switch pin of the converter and is connected to the internal Power MOSFETs.
VIN	1		Power supply input. Make sure the input capacitor is connected as close as possible between pin VIN and GND.
VOS	6	I	Output voltage sense pin. Connect directly to the positive pin of the output capacitor.
VSEL	11	I	Voltage scaling control input. Turns on an internal switch from FB2 to GND when this pin is set high.

## 7 Specifications

### 7.1 Absolute Maximum Ratings

(1)

		MIN	MAX	UNIT
Pin voltage range <sup>(2)</sup>	VIN	-0.3	20	V
	SW, VOS	-0.3	V <sub>IN</sub> +0.3	V
	SW (transient for t<10ns) <sup>(3)</sup>	-2	25.5	V
	EN, MODE, VSEL, PG, FB, FB2, SS/TR	-0.3	V <sub>IN</sub> +0.3	V
Operating junction temperature, T <sub>J</sub>		-40	150	°C
Storage temperature range, T <sub>stg</sub>		-65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to network ground pin.

(3) While switching

### 7.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human Body Model - (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
		Charge Device Model - (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
VIN	Supply voltage range	3		17	V
VOUT	Output voltage range	0.8		12	V
L	Effective inductance	0.6	1	2.9	μH
C <sub>O</sub>	Effective output capacitance <sup>(1)</sup>	6	22	200 <sup>(3)</sup>	μF
C <sub>I</sub>	Effective input capacitance <sup>(1) (2)</sup>	3	10		μF
T <sub>J</sub>	Operating junction temperature	-40		+125	°C

(1) Due to the dc bias effect of ceramic capacitors, the effective capacitance is lower than the nominal value when a voltage is applied. This is why the capacitance is specified to allow the selection of the smallest capacitor required with the dc bias effect for this type of capacitor in mind. The nominal value given matches a typical capacitor to be chosen to meet the minimum capacitance required.

(2) Larger values may be required if the source impedance can not support the transient requirements of the load.

(3) This is for capacitors directly at the output of the TPS62135x. More capacitance is allowed if there is a series resistance associated to the capacitors. See also the systems examples [セクション 10.3.2](#) for applications where many distributed capacitors are connected to the output.

## 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS62135, TPS621351	UNIT
		RGX (VQFN)	
		11 PIN	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	38.4	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	2.0	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	7.6	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.1	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	7.6	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	3.2	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report. Thermal data is taken according JEDEC 51-5 on a 4-layer pcb with 6 thermal vias.

## 7.5 Electrical Characteristics

over operating junction temperature (T<sub>J</sub> = -40 °C to +125 °C) and V<sub>IN</sub> = 3 V to 17 V. Typical values at V<sub>IN</sub> = 12 V and T<sub>A</sub> = 25 °C. (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY						
I <sub>Q</sub>	Operating Quiescent Current	EN = high, I <sub>OUT</sub> = 0 mA, Device not switching, T <sub>J</sub> = 85 °C			35	μA
I <sub>Q</sub>	Operating Quiescent Current	EN = high, I <sub>OUT</sub> = 0 mA, Device not switching		18	46	μA
I <sub>SD</sub>	Shutdown Current	EN = 0 V, Nominal value at T <sub>J</sub> = 25 °C, Max value at T <sub>J</sub> = 85 °C		1	8	μA
V <sub>UVLO</sub>	Undervoltage Lockout Threshold	Rising Input Voltage	2.8	2.9	3.0	V
		Falling Input Voltage	2.5	2.6	2.7	V
T <sub>SD</sub>	Thermal Shutdown Temperature	Rising Junction Temperature		160		°C
	Thermal Shutdown Hysteresis			20		
CONTROL (EN, SS/TR, PG, MODE, VSEL)						
V <sub>IH</sub>	High Level Input Voltage for VSEL, MODE pin		0.9			V
V <sub>IL</sub>	Low Level Input Voltage for VSEL, MODE pin				0.3	V
V <sub>IH</sub>	Input Threshold Voltage for EN pin; rising edge		0.77	0.8	0.83	V
V <sub>IL</sub>	Input Threshold Voltage for EN pin; falling edge		0.67	0.7	0.73	V
I <sub>LKG_EN</sub>	Input Leakage Current for EN, VSEL, MODE	V <sub>IH</sub> = V <sub>IN</sub> or V <sub>IL</sub> = GND			100	nA
V <sub>TH_PG</sub>	Power Good Threshold Voltage; dc level	Rising (%V <sub>OUT</sub> )	93%	96%	98%	
	Hysteresis	Falling (%V <sub>OUT</sub> )	3%		4.5%	
V <sub>OL_PG</sub>	Power Good Output Low Voltage	I <sub>PG</sub> = 2 mA		0.07	0.3	V
I <sub>LKG_PG</sub>	Input Leakage Current (PG)	V <sub>PG</sub> = 5 V			100	nA
I <sub>SS/TR</sub>	SS/TR pin source current			2.5		μA
	I <sub>SS/TR</sub> tolerance	T <sub>J</sub> = -40 °C to +125 °C		±0.2		μA
	Tracking gain	V <sub>FB</sub> / V <sub>SS/TR</sub>		1		

**TPS62135, TPS621351**


JAJSCH6C – JUNE 2016 – REVISED JUNE 2021

over operating junction temperature ( $T_J = -40\text{ }^{\circ}\text{C}$  to  $+125\text{ }^{\circ}\text{C}$ ) and  $V_{IN} = 3\text{ V}$  to  $17\text{ V}$ . Typical values at  $V_{IN} = 12\text{ V}$  and  $T_A = 25\text{ }^{\circ}\text{C}$ . (unless otherwise noted)


PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
	Tracking offset	feedback voltage with $V_{SS/TR} = 0\text{ V}$			11		mV
POWER SWITCH							
$R_{DS(ON)}$	High-Side MOSFET ON-Resistance	$V_{IN} \geq 4\text{ V}$			100	180	m $\Omega$
	Low-Side MOSFET ON-Resistance	$V_{IN} \geq 4\text{ V}$			39	67	m $\Omega$
$I_{LIMH}$	High-Side MOSFET Current Limit	dc value <sup>(2)</sup>		4.8	5.6	6.5	A
$I_{LIML}$	Low-Side MOSFET Current Limit	dc value <sup>(2)</sup>		4.8	5.6	6.5	A
$I_{LIMNEG}$	Negative current limit	dc value			1.5		A
$f_{SW}$	PWM Switching Frequency	MODE = high; $V_{IN} = 12\text{V}$ , $V_{OUT} = 3.3\text{V}$ ; $I_{OUT} = 1\text{A}$			2.5		MHz
OUTPUT							
$V_{FB}$	Feedback Voltage				0.7		V
$I_{LKG\_FB}$	Input Leakage Current (FB)	$V_{FB} = 0.7\text{ V}$			1	70	nA
$V_{FB}$	Feedback Voltage Accuracy <sup>(1)</sup>	$V_{IN} \geq V_{OUT} + 1\text{ V}$	PWM mode	-1%		1%	
		$V_{IN} \geq V_{OUT} + 1\text{ V}$ ; $V_{OUT} \geq 1.5\text{ V}$	PFM mode; $C_{o,eff} \geq 47\text{ }\mu\text{F}$ , $L = 1\text{ }\mu\text{H}$	-1%		2%	
		$1\text{ V} \leq V_{OUT} < 1.5\text{ V}$	PFM mode; $C_{o,eff} \geq 47\text{ }\mu\text{F}$ , $L = 1\text{ }\mu\text{H}$	-1%		2.5%	
		$V_{OUT} < 1\text{ V}$	PFM mode; $C_{o,eff} \geq 75\text{ }\mu\text{F}$ , $L = 1\text{ }\mu\text{H}$	-1%		2.5%	
$V_{FB}$	Feedback Voltage Accuracy with Voltage Tracking	$V_{IN} \geq V_{OUT} + 1\text{ V}$ ; $V_{SS/TR} = 0.35\text{ V}$	PWM mode	-2%		7.5%	
$R_{DS(ON)}$	FB2 resistance to GND when VSEL= high				10	30	$\Omega$
$I_{LKG\_FB2}$	Input Leakage Current in FB2 when VSEL = low				1	70	nA
	Load Regulation	PWM mode operation			0.05		%/A
	Line Regulation	PWM mode operation, $I_{OUT} = 1\text{ A}$ , $V_{IN} \geq V_{out} + 1\text{ V}$ or $V_{IN} \geq 3.5\text{ V}$ whichever is larger			0.02		%/V
	Output Discharge Resistance	TPS62135 only			100		$\Omega$
$t_{delay}$	Start-up Delay time	$I_O = 0\text{ mA}$ , Time from EN=high to start switching; $V_{IN}$ applied already			200	300	$\mu\text{s}$
$t_{ramp}$	Ramp time; SS/TR pin open	$I_O = 0\text{ mA}$ , Time from first switching pulse until 95% of nominal output voltage; device not in current limit			150		$\mu\text{s}$

- (1) The output voltage accuracy in Power Save Mode can be improved by increasing the output capacitor value, reducing the output voltage ripple (see [セクション 9.4.1](#)).
- (2) See also [セクション 9.4.4](#) and [セクション 9.4.5](#).

## 7.6 Typical Characteristics




**7-1. Shutdown Current vs Input Voltage**



**7-2. Quiescent Supply Current vs Input Voltage**

## 8 Parameter Measurement Information

### 8.1 Schematic



Copyright © 2016, Texas Instruments Incorporated

图 8-1. Measurement Setup

表 8-1. List of Components

REFERENCE	DESCRIPTION	MANUFACTURER
IC	17 V, 4 A Step-Down Converter	TPS62135; Texas Instruments
L	1 $\mu$ H inductor	XFL4020-102; Coilcraft
CIN	10 $\mu$ F, 25 V, Ceramic, 0805	TMK212BBJ106MG-T; Taiyo Yuden
COUT	2 x 10 $\mu$ F, 16 V, Ceramic, 0805; all VOUT except 9 V and 1.2 V	EMK212BBJ106MG-T; Taiyo Yuden
COUT	3 x 10 $\mu$ F, 16 V, Ceramic, 0805 for VOUT = 1.2 V	EMK212BBJ106MG-T; Taiyo Yuden
COUT	4 x 10 $\mu$ F, 16 V, Ceramic, 0805 for VOUT = 9 V	EMK212BBJ106MG-T; Taiyo Yuden
CSS	3.3 nF, 10 V, Ceramic, X7R	-
R1	Depending on Vout; see 表 10-4	Standard 1% metal film
R2	Depending on Vout; see 表 10-4	Standard 1% metal film
R3	470 k $\Omega$ , Chip, 0603, 1/16 W, 1%	Standard 1% metal film




## 9 Detailed Description

### 9.1 Overview

The TPS62135 synchronous switched mode power converters are based on DCS-Control™ (Direct Control with Seamless Transition into Power Save Mode), an advanced regulation topology, that combines the advantages of hysteretic, voltage mode and current mode control. This control loop takes information about output voltage changes and feeds it directly to a fast comparator stage. It sets the switching frequency, which is constant for steady state operating conditions, and provides immediate response to dynamic load changes. To get accurate DC load regulation, a voltage feedback loop is used. The internally compensated regulation network achieves fast and stable operation with small external components and low ESR capacitors.

The DCS-Control™ topology supports PWM (Pulse Width Modulation) mode for medium and heavy load conditions and a Power Save Mode at light loads. During PWM, it operates at its nominal switching frequency in continuous conduction mode. This frequency is typically about 2.5 MHz with a controlled frequency variation depending on the input voltage. If the load current decreases, the converter enters Power Save Mode to sustain high efficiency down to very light loads. In Power Save Mode the switching frequency decreases linearly with the load current. Since DCS-Control™ supports both operation modes within one single building block, the transition from PWM to Power Save Mode is seamless without effects on the output voltage. An internal current limit supports nominal output currents of up to 4 A. The TPS62135x family offers both excellent DC voltage and superior load transient regulation, combined with very low output voltage ripple, minimizing interference with RF circuits.

### 9.2 Functional Block Diagram



The discharge switch on the VOS pin is only available in the TPS62135.

## 9.3 Feature Description

### 9.3.1 Precise Enable

The voltage applied at the Enable pin of the TPS62135x is compared to a fixed threshold of 0.8 V for a rising voltage. This allows to drive the pin by a slowly changing voltage and enables the use of an external RC network to achieve a power-up delay.

The Precise Enable input allows the use as a user programmable undervoltage lockout by adding a resistor divider to the input of the Enable pin.

The enable input threshold for a falling edge is typically 100 mV lower than the rising edge threshold. The TPS62135x starts operation when the rising threshold is exceeded. For proper operation, the EN pin must be terminated and must not be left floating. Pulling the EN pin low forces the device into shutdown, with a shutdown current of typically 1  $\mu$ A. In this mode, the internal high side and low side MOSFETs are turned off and the entire internal control circuitry is switched off.

### 9.3.2 Power Good (PG)

The TPS62135x has a built in power good (PG) function to indicate whether the output voltage has reached its target. The PG signal can be used for startup sequencing of multiple rails. The PG pin is an open-drain output that requires a pull-up resistor to any voltage up to a voltage level of the input voltage at VIN. It can sink 2 mA of current and maintain its specified logic low level. PG is low when the device is turned off due to EN, UVLO or thermal shutdown, so it can be used to actively discharge Vout. VIN must remain present for the PG pin to stay low.

In case VSEL is used to change the output voltage during operation, PG is not blanked for a change from low output voltage to high output voltage. It therefore will indicate "power bad" if the voltage step is large enough to trigger the power good comparator.

If the power good output is not used, it is recommended to tie to GND or leave open.

### 9.3.3 Pin-Selectable Output Voltage (VSEL and FB2)

The output voltage of the TPS62135x is set by the resistor divider from VOUT to FB to GND. The topology requires a voltage divider on FB, so the minimum output voltage is 0.8 V while the feedback voltage on the FB pin is 0.7 V.

VSEL and FB2 can optionally be used to enable a second resistor from FB2 to GND which increases the divider ratio, hence increasing the output voltage. See [セクション 10.2.2](#).

### 9.3.4 MODE

When MODE is set low, the device operates in PWM or PFM mode depending on the output current. Automatic Efficiency Enhancement (AEE) is enabled for highest efficiency over a wide input voltage, output voltage and output current range. The MODE pin allows to force PWM mode when set high. In forced PWM mode, AEE is disabled. See also [セクション 9.4.2](#).

### 9.3.5 Undervoltage Lockout (UVLO)

If the input voltage drops, the undervoltage lockout prevents mis-operation of the device by switching off both the power FETs. The device is fully operational for voltages above the rising UVLO threshold and turns off if the input voltage trips below the threshold for a falling supply voltage.

### 9.3.6 Thermal Shutdown

The junction temperature ( $T_J$ ) of the device is monitored by an internal temperature sensor. If  $T_J$  exceeds 160°C (typ), the device goes into thermal shutdown. Both the high-side and low-side power FETs are turned off and PG goes low. When  $T_J$  decreases below the hysteresis amount of typically 20°C, the converter resumes normal operation, beginning with Soft-Start. During a PFM skip pause, the thermal shutdown is not active. See also [セクション 9.4.2](#).

## 9.4 Device Functional Modes

### 9.4.1 Pulse Width Modulation (PWM) Operation

TPS62135x has two operating modes: Forced PWM mode discussed in this section and PWM/PFM as discussed in [セクション 9.4.2](#).

With the MODE pin set to high, the TPS62135x operates with pulse width modulation in continuous conduction mode (CCM) with a nominal switching frequency of 2.5 MHz. The frequency variation in PWM is controlled and depends on VIN, VOUT and the inductance. The on-time in forced PWM mode is given by:

$$TON = \frac{VOUT}{VIN} \times 400 [ns] \quad (1)$$

### 9.4.2 Power Save Mode Operation (PWM/PFM)

When the MODE pin is low, Power Save Mode is allowed. The device operates in PWM mode as long the output current is higher than half the inductor's ripple current. To maintain high efficiency at light loads, the device enters Power Save Mode at the boundary to discontinuous conduction mode (DCM). This happens if the output current becomes smaller than half the inductor's ripple current. For improved transient response, PWM mode is forced for 8 switching cycles if the output voltage is above target due to a load release. The Power Save Mode is entered seamlessly, if the load current decreases and the MODE pin is set low. This ensures a high efficiency in light load operation. The device remains in Power Save Mode as long as the inductor current is discontinuous.

In Power Save Mode the switching frequency decreases linearly with the load current maintaining high efficiency. The transition into and out of Power Save Mode is seamless in both directions.

The AEE function in TPS62135 and TPS621351 adjust the on-time (TON) in power save mode depending on the input voltage and the output voltage to maintain highest efficiency. The on-time, in steady-state operation, can be estimated as:

$$TON = 130 \times \frac{VIN}{VIN - VOUT} [ns] \quad (2)$$

For very small output voltages, an absolute minimum on-time of about 50 ns is kept to limit switching losses. The operating frequency is thereby reduced from its nominal value, which keeps efficiency high. Using TON, the typical peak inductor current in Power Save Mode is approximated by:

$$ILPSM_{(peak)} = \frac{(VIN - VOUT)}{L} \times TON \quad (3)$$

There is a minimum off-time which limits the duty cycle of the TPS62135x. When VIN decreases to typically 15% above VOUT, the TPS62135x does not enter Power Save Mode, regardless of the load current. The device maintains output regulation in PWM mode.

The output voltage ripple in power save mode is given by [式 4](#):

$$\Delta V = \frac{L \times VIN^2}{200 \times C} \left( \frac{1}{VIN - VOUT} + \frac{1}{VOUT} \right) \quad (4)$$

### 9.4.3 100% Duty-Cycle Operation

The duty cycle of the buck converter operated in PWM mode is given as D = VOUT/VIN. The duty cycle increases as the input voltage comes close to the output voltage and the off-time gets smaller. When the minimum off-time of typically 80ns is reached, TPS62135 scales down its switching frequency while it approaches 100% mode. In 100% mode it keeps the high-side switch on continuously. The high-side switch stays turned on as long as the output voltage is below the internal set point. This allows the conversion of small

input to output voltage differences, for example for longest operation time of battery-powered applications. In 100% duty cycle mode, the low-side FET is switched off.

The minimum input voltage to maintain output voltage regulation, depending on the load current and the output voltage level, can be calculated as:

$$V_{IN(\min)} = V_{OUT} + I_{OUT}(R_{DS(on)} + R_L) \quad (5)$$

where:

$I_{OUT}$  is the output current,

$R_{DS(on)}$  is the on-state resistance of the high-side FET and

$R_L$  is the DC resistance of the inductor used.

#### 9.4.4 HICCUP Current Limit And Short Circuit Protection (TPS62135 only)

The TPS62135 is protected against overload and short circuit events. If the inductor current exceeds the current limit  $I_{LIMH}$ , the high side switch is turned off and the low side switch is turned on to ramp down the inductor current. The high side FET turns on again only if the current in the low side FET has decreased below the low side current limit threshold. Once the high side switch current limit is triggered for 512 subsequent switching cycles, the device stops switching. After a typical delay of 800  $\mu$ s, the device begins a new Soft-Start cycle. This is called HICCUP short circuit protection. TPS62135 repeats this mode until the short circuit condition disappears.

Due to internal propagation delay, the actual current can exceed the static current limit during that time. The dynamic current limit is given as:

$$I_{peak(typ)} = I_{LIMH} + \frac{V_L}{L} \times t_{PD} \quad (6)$$

where:

$I_{LIMH}$  is the static current limit as specified in the electrical characteristics

$L$  is the effective inductance at the peak current

$V_L$  is the voltage across the inductor ( $V_{IN} - V_{OUT}$ ) and

$t_{PD}$  is the internal propagation delay of typically 50 ns.

The current limit can exceed static values, especially if the input voltage is high and very small inductances are used. The dynamic high side switch peak current can be calculated as follows:

$$I_{peak(typ)} = I_{LIMH} + \frac{V_{IN} - V_{OUT}}{L} \times 50 \text{ ns} \quad (7)$$

#### 9.4.5 Current Limit And Short Circuit Protection (TPS621351 only)

The TPS621351 is protected by a current limit the same as the TPS62135 but does not turn off after a certain time. This allows it to provide the maximum current, for example, charging a large output capacitance without the need to increase the Soft-Start time. 式 6 and 式 7 also apply.

#### 9.4.6 Soft-Start / Tracking (SS/TR)

The internal Soft-Start circuitry controls the output voltage slope during startup. This avoids excessive inrush current and ensures a controlled output voltage rise time. It also prevents unwanted voltage drops from high impedance power sources or batteries. When EN is set high to start operation, the device starts switching after a

delay of about 200  $\mu$ s then the internal reference and hence VOUT rises with a slope controlled by an external capacitor connected to the SS/TR pin.

Leaving SS/TR pin un-connected provides fastest startup behavior with 150  $\mu$ s typically.

If the device is set to shutdown (EN = GND), undervoltage lockout or thermal shutdown, an internal resistor pulls the SS/TR pin down to ensure a proper low level. Returning from those states causes a new startup sequence as set by the SS/TR connection.

A voltage supplied to SS/TR can be used to track a master voltage. The output voltage follows this voltage in both directions up and down in forced PWM mode. In PFM mode, the output voltage decreases based on the load current. The SS/TR pin of several devices must not be connected with each other.

#### **9.4.7 Output Discharge Function (TPS62135 only)**

The purpose of the discharge function is to ensure a defined down-ramp of the output voltage when the device is being disabled but also to keep the output voltage close to 0 V when the device is off. The output discharge feature is only active once TPS62135 has been enabled at least once since the supply voltage was applied. The internal discharge resistor is connected to the VOS pin. The discharge function is enabled as soon as the device is disabled, in thermal shutdown or in undervoltage lockout. The minimum supply voltage required for the discharge function to remain active typically is 2 V. Output discharge is not activated during a HICCUP current limit event.

#### **9.4.8 Starting into a Pre-Biased Load (TPS621351 only)**

The TPS621351 is capable of starting into a pre-biased output. The device only starts switching when the internal Soft-Start ramp is equal or higher than the feedback voltage. If the voltage at the feedback pin is biased to a higher voltage than the nominal value, the TPS621351 does not start switching unless the voltage at the feedback pin drops to the target.

This functionality actually also applies to TPS62135 but the discharge function in TPS62135 keeps the voltage close to 0 V, so starting into a pre-biased output does not apply.

## 10 Application and Implementation

### Note

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくこととなります。また、お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 10.1 Application Information

#### 10.1.1 Programming the Output Voltage

The output voltage of the TPS62135x is adjustable. It can be programmed for output voltages from 0.8 V to 12 V, using a resistor divider from VOUT to GND. The voltage at the FB pin is regulated to 700 mV. The value of the output voltage is set by the selection of the resistor divider from 式 8. It is recommended to choose resistor values which allow a current of at least 2 uA, meaning the value of R2 should not exceed 400 kΩ. Lower resistor values are recommended for highest accuracy and most robust design.

$$R_1 = R_2 \times \left( \frac{V_{OUT}}{V_{FB}} - 1 \right) \quad (8)$$

#### 10.1.2 External Component Selection

The external components have to fulfill the needs of the application, but also the stability criteria of the device's control loop. The TPS62135x is optimized to work within a range of external components. The LC output filters inductance and capacitance have to be considered together, creating a double pole, responsible for the corner frequency of the converter (see セクション 10.1.6). 表 10-1 can be used to simplify the output filter component selection.

表 10-1. Recommended LC Output Filter Combinations<sup>(1)</sup>

	4.7 μF	10 μF	22 μF	47 μF	100 μF	200 μF
0.68 μH		√	√	√		
1 μH		√	√ <sup>(2)</sup>	√	√	√
1.5 μH		√	√	√	√	√
2.2 μH		√	√	√	√	√
3.3 μH						

(1) The values in the table are nominal values.

(2) This LC combination is the standard value and recommended for most applications.

(3) Output capacitance needs to have a ESR of ≥ 10 mΩ for stable operation, see also セクション 10.3.2.

#### 10.1.3 Inductor Selection

The TPS62135x is designed for a nominal 1-μH inductor. Larger values can be used to achieve a lower inductor current ripple but they may have a negative impact on efficiency and transient response. Smaller values than 1μH will cause a larger inductor current ripple which causes larger negative inductor current in forced PWM mode at low or no output current. Therefore they are not recommended at large voltages across the inductor as it is the case for high input voltages and low output voltages. With low output current in forced PWM mode this causes a larger negative inductor current peak which may exceed the negative current limit. At low or no output current and small inductor values the output voltage can therefore not be regulated any more. More detailed information on further LC combinations can be found in SLVA463.

The inductor selection is affected by several effects like inductor ripple current, output ripple voltage, PWM-to-PFM transition point and efficiency. In addition, the inductor selected has to be rated for appropriate saturation current and DC resistance (DCR). 式 9 calculates the maximum inductor current.

$$I_{L(max)} = I_{OUT(max)} + \frac{\Delta I_{L(max)}}{2} \quad (9)$$

$$\Delta I_{L(max)} = \frac{VIN_{(max)}}{L_{(min)}} \times 100ns \quad (10)$$

where:

$I_L(max)$  is the maximum inductor current

$\Delta I_L$  is the Peak to Peak Inductor Ripple Current

$L(min)$  is the minimum effective inductor value.

Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current of the inductor needed. A margin of about 20% is recommended to add. A larger inductor value is also useful to get lower ripple current, but increases the transient response time and size as well. The following inductors have been used with the TPS62135x and are recommended for use:

**表 10-2. List of Inductors**

TYPE	INDUCTANCE [ $\mu H$ ]	CURRENT [A] <sup>(1)</sup>	DIMENSIONS [LxBxH] mm	MANUFACTURER
XFL4020-102ME	1.0 $\mu H$ , $\pm 20\%$	5.4	4 x 4 x 2.1	Coilcraft
XAL4020-102ME	1.0 $\mu H$ , $\pm 20\%$	8.7	4 x 4 x 2.1	Coilcraft
XAL4020-152ME	1.5 $\mu H$ , $\pm 20\%$	7.1	4 x 4 x 2.1	Coilcraft
XFL4030-102ME	1.0 $\mu H$ , $\pm 20\%$	4.1	4 x 4 x 3.1	Coilcraft
1277AS-H-1R0M (DFE322512C)	1.0 $\mu H$ , $\pm 20\%$	3.1 <sup>(2)</sup>	3.2 x 2.5 x 1.2	Murata

(1) Lower of  $I_{RMS}$  at 40°C rise or  $I_{SAT}$  at 30% drop.

(2) For smallest size solutions that in average do not require the full output current TPS62135x can provide.

The inductor value also determines the load current at which Power Save Mode is entered:

$$I_{load(PSM)} = \frac{1}{2} \Delta I_L \quad (11)$$

## 10.1.4 Capacitor Selection

### 10.1.4.1 Output Capacitor

The recommended value for the output capacitor is 22  $\mu F$ . The architecture of the TPS62135x allows the use of tiny ceramic output capacitors with low equivalent series resistance (ESR). These capacitors provide low output voltage ripple and are recommended. To keep its low resistance up to high frequencies and to get narrow capacitance variation with temperature, it is recommended to use X7R or X5R dielectric. Using a higher value has advantages like smaller voltage ripple and a tighter DC output accuracy in Power Save Mode (see [SLVA463](#)).

In Power Save Mode, the output voltage ripple depends on the output capacitance, its ESR, ESL and the peak inductor current. Using ceramic capacitors provides small ESR, ESL and low ripple. The output capacitor needs to be as close as possible to the device.

For large output voltages the dc bias effect of ceramic capacitors is large and the effective capacitance has to be observed.

### 10.1.4.2 Input Capacitor

For most applications, 10  $\mu F$  nominal is sufficient and is recommended, though a larger value reduces input current ripple further. The input capacitor buffers the input voltage for transient events and also decouples the converter from the supply. A low ESR multilayer ceramic capacitor (MLCC) is recommended for best filtering and should be placed between VIN and GND as close as possible to those pins.



**表 10-3. List of Capacitors<sup>(1)</sup>**

TYPE	NOMINAL CAPACITANCE [μF]	VOLTAGE RATING [V]	SIZE	MANUFACTURER
TMK212BBJ106MG-T	10	25	0805	Taiyo Yuden
EMK212BBJ226MG-T	22	16	0805	Taiyo Yuden

(1) Lower of  $I_{RMS}$  at 40°C rise or  $I_{SAT}$  at 30% drop.

#### 10.1.4.3 Soft-Start Capacitor

A capacitor connected between SS/TR pin and GND allows a user programmable start-up slope of the output voltage. A constant current source provides typically 2.5 μA to charge the external capacitance. The capacitor required for a given Soft-Start ramp time is given by:

$$C_{SS} = t_{SS} \times \frac{2.5\mu A}{0.7V} [F] \quad (12)$$

where:

$C_{SS}$  is the capacitance required at the SS/TR pin and

$t_{SS}$  is the desired Soft-Start ramp time

The fastest achievable typical ramp time is 150 μs even if the external  $C_{SS}$  capacitance is lower than 680 pF or the pin is open.


#### 10.1.5 Tracking Function

If a tracking function is desired, the SS/TR pin can be used for this purpose by connecting it to an external tracking voltage. The output voltage tracks that voltage with the typical gain and offset as specified in the electrical characteristics.

When the SS/TR pin voltage is above 0.7 V, the internal voltage is clamped and the device goes to normal regulation. This works for rising and falling tracking voltages with the same behavior, as long as the input voltage is inside the recommended operating conditions. For decreasing SS/TR pin voltage in PFM mode, the device does not sink current from the output. The resulting decrease of the output voltage may therefore be slower than the SS/TR pin voltage if the load is light. When driving the SS/TR pin with an external voltage, do not exceed the voltage rating of the SS/TR pin which is  $V_{IN} + 0.3$  V. The SS/TR pin is internally connected with a resistor to GND when EN = 0.

If the input voltage drops below undervoltage lockout, the output voltage will go to zero, independent of the tracking voltage. [Figure 10-1](#) shows how to connect devices to get ratiometric and simultaneous sequencing by using the tracking function. See also [Section 10.3.3](#) in the systems examples. SS/TR is internally clamped to approximately 3 V.





**FIG 10-1. Schematic for Ratiometric and Simultaneous Startup**

The resistive divider of R5 and R6 can be used to change the ramp rate of VOUT2 to be faster, slower or the same as VOUT1.

A sequential startup is achieved by connecting the PG pin of VOUT of DEVICE 1 to the EN pin of DEVICE2. PG requires a pull-up resistor. Ratiometric start up sequence happens if both supplies are sharing the same Soft-Start capacitor. 式 12 gives the Soft-Start time, though the SS/TR current has to be doubled. Details about these and other tracking and sequencing circuits are found in [SLVA470](#).

Note: If the voltage at the FB pin is below its typical value of 0.7 V, the output voltage accuracy may have a wider tolerance than specified. The current of 2.5  $\mu$ A out of the SS/TR pin also has an influence on the tracking function, especially for high resistive external voltage dividers on the SS/TR pin.

### 10.1.6 Output Filter and Loop Stability

The devices of the TPS6213x family are internally compensated to be stable with L-C filter combinations corresponding to a corner frequency to be calculated with 式 13:

$$f_{LC} = \frac{1}{2\pi\sqrt{L \cdot C}} \quad (13)$$

Proven nominal values for inductance and ceramic capacitance are given in 表 10-1 and are recommended for use. Different values may work, but care has to be taken on the loop stability which is affected. More information including a detailed LC stability matrix can be found in [SLVA463](#).

The TPS62135x devices include an internal 15 pF feedforward capacitor, connected between the VOS and FB pins. This capacitor impacts the frequency behavior and sets a pole and zero in the control loop with the resistors of the feedback divider, per equation 式 14 and 式 15:


$$f_{zero} = \frac{1}{2\pi \times R_1 \times 15 \text{ pF}} \quad (14)$$

$$f_{pole} = \frac{1}{2\pi \times 15 pF} \left( \frac{1}{R_1} + \frac{1}{R_2} \right) \quad (15)$$

Though the TPS62135x devices are stable without the pole and zero being in a particular location, adjusting their location to the specific needs of the application can provide better performance in Power Save mode and/or improved transient response. An external feedforward capacitor can also be added. A more detailed discussion on the optimization for stability versus transient response can be found in [SLVA289](#) and [SLVA466](#).

## 10.2 Typical Applications

### 10.2.1 Typical Application with Adjustable Output Voltage



Copyright © 2016, Texas Instruments Incorporated

图 10-2. Typical Application

#### 10.2.1.1 Design Requirements

The design guideline provides a component selection to operate the device within the recommended operating conditions. See [表 8-1](#) for the Bill of Materials used to generate the application curves.

#### 10.2.1.2 Detailed Design Procedure


$$R_1 = R_2 \times \left( \frac{V_{OUT}}{V_{FB}} - 1 \right) \quad (16)$$

With  $V_{FB} = 0.7 \text{ V}$ :


表 10-4. Setting the Output Voltage

NOMINAL OUTPUT VOLTAGE	R1	R2	EXACT OUTPUT VOLTAGE
0.8 V	51 kΩ	360 kΩ	0.799 V
1.2 V	130 kΩ	180 kΩ	1.206 V
1.5 V	150 kΩ	130 kΩ	1.508 V
1.8 V	470 kΩ	300 kΩ	1.797 V
2.5 V	620 kΩ	240 kΩ	2.508 V
3.3 V	560 kΩ	150 kΩ	3.313 V
5 V	510 kΩ	82 kΩ	5.054 V
9 V	510 kΩ	43 kΩ	9.002 V
12 V	1000 kΩ	62 kΩ	11.99 V


### 10.2.1.3 Application Curves




10-3. Efficiency vs Output Current




10-4. Efficiency vs Output Current




10-5. Efficiency vs Output Current



10-6. Efficiency vs Output Current




10-7. Efficiency vs Output Current




10-8. Efficiency vs Output Current


### 10.2.1.3 Application Curves (continued)




10-9. Efficiency vs Output Current




10-10. Efficiency vs Output Current




10-11. Efficiency vs Output Current



10-12. Efficiency vs Output Current




10-13. Efficiency vs Output Current




10-14. Efficiency vs Output Current


### 10.2.1.3 Application Curves (continued)




10-15. Efficiency vs Output Current




10-16. Efficiency vs Output Current




10-17. Efficiency vs Output Current



10-18. Output Voltage vs Output Current




10-19. Output Voltage vs Output Current




10-20. Output Voltage vs Output Current


### 10.2.1.3 Application Curves (continued)




10-21. Output Voltage vs Output Current




10-22. Output Voltage vs Output Current




10-23. Output Voltage vs Output Current



10-24. Output Voltage vs Output Current



10-25. Output Voltage vs Output Current



10-26. Output Voltage vs Output Current

### 10.2.1.3 Application Curves (continued)




FIG 10-27. Output Voltage vs Output Current




FIG 10-28. Maximum Output Current vs Input Voltage




FIG 10-29. Maximum Output Current vs Input Voltage




FIG 10-30. Maximum Output Current vs Input Voltage




FIG 10-31. Maximum Output Current vs Input Voltage






FIG 10-32. Maximum Output Current vs Input Voltage

### 10.2.1.3 Application Curves (continued)




Vin = 12 V; PFM Io = 350 mA to 3.1 A;  
Vout = 1.2 V; TA = 25 °C

FIG 10-33. Load Transient Response




Vin = 12 V; PWM Io = 350 mA to 3.1 A;  
Vout = 1.2 V; TA = 25 °C

FIG 10-34. Load Transient Response




Vin = 6 V to 8.4 V; PFM Io = 1 A;  
Vout = 1.2 V; TA = 25 °C

FIG 10-35. Line Transient Response




Vin = 6 V to 8.4 V; PWM Io = 1 A;  
Vout = 1.2 V; TA = 25 °C

FIG 10-36. Line Transient Response



Vin = 5 V; PWM Rload = 1 kΩ;  
Vout = 1.2 V; TA = 25 °C

FIG 10-37. Start-Up Timing



Vin = 5 V; PFM Io = 0.1 A;  
Vout = 1.2 V; TA = 25 °C

FIG 10-38. Output Voltage Ripple



### 10.2.1.3 Application Curves (continued)




图 10-39. Output Voltage Ripple




图 10-40. Load Transient Response




图 10-41. Load Transient Response




图 10-42. Line Transient Response




图 10-43. Line Transient Response






图 10-44. Start-Up Timing

### 10.2.1.3 Application Curves (continued)




Vout = 1.8 V PFM Io = 0.1 A  
TA = 25 °C

图 10-45. Output Voltage Ripple




Vout = 1.8 V PWM Io = 1 A  
TA = 25 °C

图 10-46. Output Voltage Ripple




Vout = 3.3 V PFM Io = 350 mA to 3.1 A  
TA = 25 °C

图 10-47. Load Transient Response




Vout = 3.3 V PWM Io = 350 mA to 3.1 A  
TA = 25 °C

图 10-48. Load Transient Response



Vin = 6 V to 8.4 V; Vout = 3.3 V PFM Io = 1 A  
TA = 25 °C

图 10-49. Line Transient Response



Vin = 6 V to 8.4 V; Vout = 3.3 V PWM Io = 1 A  
TA = 25 °C

图 10-50. Line Transient Response

### 10.2.1.3 Application Curves (continued)




图 10-51. Start-Up Timing




图 10-52. Output Voltage Ripple




图 10-53. Output Voltage Ripple




图 10-54. Load Transient Response




图 10-55. Load Transient Response






图 10-56. Line Transient Response

## 10.2.1.3 Application Curves (continued)




Vin = 6 V to 8.4 V; PWM Io = 1 A  
Vout = 5 V TA = 25 °C

图 10-57. Line Transient Response




Vout = 5 V PWM Rload = 1 kΩ  
TA = 25 °C

图 10-58. Start-Up Timing




Vout = 5 V PFM Io = 0.1 A  
TA = 25 °C

图 10-59. Output Voltage Ripple




Vout = 5 V PWM Io = 1 A  
TA = 25 °C

图 10-60. Output Voltage Ripple



Vout = 9 V PFM Io = 300 mA to 2.7 A  
TA = 25 °C


图 10-61. Load Transient Response



Vout = 9 V PWM Io = 300 mA to 2.7 A  
TA = 25 °C


图 10-62. Load Transient Response

### 10.2.1.3 Application Curves (continued)




Vin = 12 V to 15 V; PFM Io = 1 A  
Vout = 9 V TA = 25 °C

Figure 10-63. Line Transient Response




Vin = 12 V to 15 V; PWM Io = 1 A  
Vout = 9 V TA = 25 °C

Figure 10-64. Line Transient Response




Vout = 9 V PWM Rload = 1 kΩ  
TA = 25 °C

Figure 10-65. Start-Up Timing



Vout = 9 V PFM Io = 0.1 A  
TA = 25 °C

Figure 10-66. Output Voltage Ripple



Vout = 9 V PWM Io = 1 A  
TA = 25 °C

Figure 10-67. Output Voltage Ripple






Figure 10-68. Switching Frequency vs Input Voltage


### 10.2.1.3 Application Curves (continued)




10-69. Switching Frequency vs Junction Temperature




10-70. Switching Frequency vs Input Voltage




10-71. Switching Frequency vs Junction Temperature



10-72. Switching Frequency vs Input Voltage



10-73. Switching Frequency vs Junction Temperature



10-74. Switching Frequency vs Input Voltage

### 10.2.1.3 Application Curves (continued)




Figure 10-75. Switching Frequency vs Junction Temperature




Figure 10-76. Switching Frequency vs Input Voltage




Figure 10-77. Switching Frequency vs Junction Temperature




Figure 10-78. Feedback Voltage Accuracy with Voltage Tracking vs Voltage at SS/TR Pin





Figure 10-79. Bode Plot

## 10.2.2 Typical Application using VSEL and FB2



Copyright © 2016, Texas Instruments Incorporated

### 10-80. Typical Application using VSEL

#### 10.2.2.1 Design Requirements

VSEL allows to switch between two output voltages by changing the output voltage divider ratio. This is done by an internal MOSFET connecting resistor R3 to GND. Pulling VSEL high turns on the MOSFET that connects R3 in parallel to R2. The divider ratio is changed such that the output voltage increases from Vo1 to Vo2.


When the output voltage is ramped down and the device is in forced PWM mode, the device will sink current.

#### 10.2.2.2 Detailed Design Procedure


TPS62135x typically does not require a feed forward capacitor in parallel to R1. For a large voltage change such as 3.3 V to 5 V, a small feed forward capacitor  $C_{FF}$  helps to improve the settling behavior. In order to switch from an output voltage of for example 3.3 V to an output voltage of 5 V, set the resistor divider for R1 and R2 to 3.3V and calculate R3 with 式 17. With  $R1 = 560 \text{ k}\Omega$  and  $R2 = 150 \text{ k}\Omega$  this gives  $R3 = 232 \text{ k}\Omega$ . A feedforward capacitor of 12 pF was used to get a voltage transition as shown below.

$$R3 = \frac{Vo1 \times R1 \times R2^2}{(Vo2 - Vo1)(R1 \times R2 + R2^2)} \text{ for } Vo2 > Vo1 \quad (17)$$

#### 10.2.2.3 Application Curves



10-81. Output Voltage Change from 3.3 V to 5 V in PFM with 20  $\Omega$  load resistance



10-82. Output Voltage Change from 3.3 V to 5 V in PWM with 20  $\Omega$  load resistance




## 10.3 System Examples

### 10.3.1 LED Power Supply

The TPS62135x can be used as a power supply for power LEDs. The FB pin can be easily set down to lower values than nominal by using the SS/TR pin. With that, the voltage drop on the sense resistor is low to avoid excessive power loss. Since this pin provides 2.5  $\mu$ A, the feedback pin voltage can be adjusted by an external resistor per 式 18. This drop, proportional to the LED current, is used to regulate the output voltage (anode voltage) to a proper level to drive the LED. Both analog and PWM dimming are supported with the TPS62135x.

Figure 10-83 shows an application circuit, tested with analog dimming:



**Figure 10-83. Single Power LED Supply**

The resistor at SS/TR defines the FB voltage. It is set to 350 mV by  $R_5 = 140 \text{ k}\Omega$  using 式 18. This cuts the losses on  $R_4$  to half from the nominal 0.7 V of feedback voltage while it still provides good accuracy.


$$V_{FB} = 2.5\mu A \times R_{SS/TR} + 11mV \quad (18)$$

The device now supplies a constant current set by resistor  $R_4$  from FB to GND. The minimum input voltage has to be rated according to the forward voltage needed by the LED used. More information is available in the Application Note [SLVA451](#).

### 10.3.2 Powering Multiple Loads

In applications where TPS62135x is used to power multiple load circuits, it may be the case that the total capacitance on the output is very large. In order to properly regulate the output voltage, there needs to be an appropriate AC signal level on the VOS pin. Tantalum capacitors have a large enough ESR to keep output voltage ripple sufficiently high on the VOS pin. With low ESR ceramic capacitors, the output voltage ripple may get very low, so it is not recommended to use a large capacitance directly on the output of the device. If there are several load circuits with their associated input capacitor on a pcb, these loads are typically distributed across the board. This adds enough trace resistance ( $R_{trace}$ ) to keep a large enough AC signal on the VOS pin for proper regulation.

The minimum total trace resistance on the distributed load is 10 m $\Omega$ . The total capacitance  $n \times C_{in}$  in the use case below was 32 x 47  $\mu$ F of ceramic X7R capacitors.




Copyright © 2016, Texas Instruments Incorporated

**10-84. Multiple Loads**

### 10.3.3 Voltage Tracking

DEVICE 2 follows the voltage applied to the SS/TR pin. A ramp on SS/TR to 0.7 V ramps the output voltage according to the 0.7 V reference.

Tracking the 3.3 V of DEVICE 1 requires a resistor divider on SS/TR of DEVICE 2 equal to the output voltage divider of DEVICE 1. The output current of 2.5μA from the SS/TR pin causes an offset voltage on the resistor divider formed by R5 and R6. The equivalent resistance of R6 // R5 should therefore be kept below 15kΩ.



Copyright © 2016, Texas Instruments Incorporated

**10-85. Tracking Example**




图 10-86. Tracking

### 10.3.4 Precise Soft-Start Timing

The SS/TR pin of the TPS62135x can be used for tracking as well as for setting the Soft-Start time. The TPS62135x has one GND terminal which is used for the power ground as well as for the analog ground connection. While starting the device with a load current above approximately 1 A, the noise on the GND connection can lead to a Soft-Start time shorter than calculated. There are two external work arounds as given below.

Adding a 10 kΩ resistor filters the noise on the GND connection and keeps the Soft-Start time at the value calculated.

图 10-88 does not require an external component. It provides a connection to the internal analog ground by using the FB2 pin and its internal NMOS to that node. The internal NMOS needs to be turned ON by setting VSEL = high.





图 10-87. Adding a Series Resistor to CSS



Copyright © 2016, Texas Instruments Incorporated

**10-88. Connecting CSS to the Internal Analog Ground by using FB2**

## 11 Power Supply Recommendations

The power supply to the TPS62135x needs to have a current rating according to the supply voltage, output voltage, and output current of the TPS62135x.

## 12 Layout

### 12.1 Layout Guidelines

A proper layout is critical for the operation of a switched mode power supply, even more at high switching frequencies. Therefore the PCB layout of the TPS62135x demands careful attention to ensure operation and to get the performance specified. A poor layout can lead to issues like poor regulation (both line and load), stability and accuracy weaknesses, increased EMI radiation and noise sensitivity.

See [Figure 12-1](#) for the recommended layout of the TPS62135x, which is designed for common external ground connections. The input capacitor should be placed as close as possible between the VIN and GND pin of TPS62135x. Also connect the VOS pin in the shortest way to VOUT at the output capacitor.

Provide low inductive and resistive paths for loops with high  $di/dt$ . Therefore paths conducting the switched load current should be as short and wide as possible. Provide low capacitive paths (with respect to all other nodes) for wires with high  $dv/dt$ . Therefore the input and output capacitance should be placed as close as possible to the IC pins and parallel wiring over long distances as well as narrow traces should be avoided. Loops which conduct an alternating current should outline an area as small as possible, as this area is proportional to the energy radiated.


Sensitive nodes like FB and VOS need to be connected with short wires and not nearby high  $dv/dt$  signals (for example SW). As they carry information about the output voltage, they should be connected as close as possible to the actual output voltage (at the output capacitor). The capacitor on the SS/TR pin as well as the FB resistors, R1 and R2, should be kept close to the IC and connect directly to those pins and the system ground plane. The same applies to R3 if FB2 is used to scale the output voltage.

The package uses the pins for power dissipation. Thermal vias on the VIN, GND and SW pins help to spread the heat through the pcb.

In case any of the digital inputs EN, VSEL or MODE need to be tied to the input supply voltage at VIN, the connection must be made directly at the input capacitor as indicated in the schematics.

The recommended layout is implemented on the EVM and shown in its User's Guide, [SLVUA17](#).

### 12.2 Layout Example



**Figure 12-1. Layout**

### 12.3 Thermal Considerations

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.

Three basic approaches for enhancing thermal performance are listed below:

- Improving the power dissipation capability of the PCB design, for example, increasing copper thickness, thermal vias, number of layers
- Introducing airflow in the system

For more details on how to use the thermal parameters, see the application notes: Thermal Characteristics Application Note ([SZZA017](#)), and ([SPRA953](#)).

The TPS62135x is designed for a maximum operating junction temperature ( $T_J$ ) of 125 °C. Therefore the maximum output power is limited by the power losses that can be dissipated over the actual thermal resistance, given by the package and the surrounding PCB structures. If the thermal resistance of the package is given, the size of the surrounding copper area and a proper thermal connection of the IC can reduce the thermal resistance. To get an improved thermal behavior, it's recommended to use top layer metal to connect the device with wide and thick metal lines. Internal ground layers can connect to vias directly under the IC for improved thermal performance.

If short circuit or overload conditions are present, the device is protected by limiting internal power dissipation.

## 13 Device and Documentation Support

### 13.1 Device Support

#### 13.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 13.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](http://ti.com). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 13.3 サポート・リソース

**TI E2E™ サポート・フォーラム**は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

#### 13.4 Trademarks

DCS-Control™ and AEE™, are trademarks of Texas Instruments.

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

#### 13.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい ESD 対策をとらないと、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 13.6 用語集

**TI 用語集** この用語集には、用語や略語の一覧および定義が記載されています。

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS621351RGXR	ACTIVE	VQFN-HR	RGX	11	3000	RoHS & Green	Call TI   NIPDAU	Level-1-260C-UNLIM	-40 to 125	621351	<a href="#">Samples</a>
TPS621351RGXT	ACTIVE	VQFN-HR	RGX	11	250	RoHS & Green	Call TI   NIPDAU	Level-1-260C-UNLIM	-40 to 125	621351	<a href="#">Samples</a>
TPS62135RGXR	ACTIVE	VQFN-HR	RGX	11	3000	RoHS & Green	Call TI   NIPDAU	Level-1-260C-UNLIM	-40 to 125	62135	<a href="#">Samples</a>
TPS62135RGXT	ACTIVE	VQFN-HR	RGX	11	250	RoHS & Green	Call TI   NIPDAU	Level-1-260C-UNLIM	-40 to 125	62135	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



\*All dimensions are nominal



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS621351RGXR	VQFN-HR	RGX	11	3000	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
TPS621351RGXT	VQFN-HR	RGX	11	250	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
TPS62135RGXR	VQFN-HR	RGX	11	3000	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
TPS62135RGXT	VQFN-HR	RGX	11	250	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS621351RGXR	VQFN-HR	RGX	11	3000	182.0	182.0	20.0
TPS621351RGXT	VQFN-HR	RGX	11	250	182.0	182.0	20.0
TPS62135RGXR	VQFN-HR	RGX	11	3000	182.0	182.0	20.0
TPS62135RGXT	VQFN-HR	RGX	11	250	182.0	182.0	20.0



4221908/A 10/2015

## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

# EXAMPLE BOARD LAYOUT


RGX0011A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
SCALE:25X



SOLDER MASK DETAILS

4221908/A 10/2015


NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# RGX0011A

### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL

FOR PADS 1-3  
80% PRINTED SOLDER COVERAGE BY AREA  
SCALE:30X

4221908/A 10/2015

NOTES: (continued)

5. For alternate stencil design recommendations, see IPC-7525 or board assembly site preference.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated