

Technical documentation





Texas INSTRUMENTS

**TPS929120-Q1** 

JAJSH81B - APRIL 2019 - REVISED FEBRUARY 2021

# TPS929120-Q1 FlexWire 搭載 12 チャネル車載用 40V ハイサイド LED ドライバ

# 1 特長

- 車載アプリケーション用の AEC-Q100 認定取得済み: – 温度グレード 1:-40℃~125℃、T<sub>A</sub>
- 機能安全対応
- 機能安全システムの設計に役立つ資料を利用可 能
- 12 チャネルの高精度ハイサイド電流出力
  - 電源電圧:4.5V~40V
  - 最大 75mA のチャネル電流を抵抗で設定
  - 2ビットのグローバルおよび6ビットの独立電流設 定
  - 高い電流精度:5mA~75mA で ±5% 未満
  - 高い電流精度:1mA で ±10% 未満
  - 低い電圧降下:50mA で 500mV
  - 12 ビットの独立 PWM 調光
  - PWM 周波数を最高 20kHz までプログラム可能
- 線形および指数的調光方式 • FlexWire 制御インターフェイス

  - 最高 1MHz のクロック 周波数
  - 1 つの FlexWire バスに最大 16 デバイス
  - 1フレームで最大8バイトのデータ・トランザクショ
  - 5V LDO 出力を CAN トランシーバに供給
- 診断および保護機能
  - フェイルセーフ状態をプログラム可能
  - LED 断線検出
  - LED 短絡検出
  - 単一 LED の短絡診断
  - 電源低電圧検出をプログラム可能
  - オープン・ドレイン ERR によるフォルト表示
  - FlexWire インターフェイスのウォッチドッグおよび CRC
  - ピン電圧測定用の8ビットADC
  - 過熱保護

# 2 アプリケーション

- 車載用外部テール・ライト
- 車載用外装ヘッドライト
- 車載用内装室内灯
- 車載対応、クラスタ・ディスプレイ

# 3 概要


車載用照明のアニメーション化の要求が増大していること から、LED を独立して制御する必要があります。それによ り、ピクセル制御の照明アプリケーションを効果的に駆動 するために、デジタル・インターフェイスを持つ LED ドライ バが不可欠です。外装用照明では、複数のランプ機能が 通常別々の PCB 基板に搭載されており、オフボード配線 で互いに接続されています。従来型のシングルエンド・イ ンターフェイスでは、厳しい EMC 要件を満たすことは困 難です。TPS929120-Q1 の UART ベースの FlexWire インターフェイスは、業界標準の CAN 物理層を使用する ことで、EMC に影響を及ぼすことなくオフボードの長距離 通信を簡単に実現できます。

TPS929120-Q1 は、8 ビットの出力電流と 12 ビットの PWM デューティ・サイクルを制御する 12 チャネル、40V ハイサイド LED ドライバです。本デバイスは、LED の断 線、グランドへの短絡、単一 LED の短絡診断機能によっ て、複数のレギュレーション要件を満たしています。また、 構成可能なウォッチドッグにより、MCU 接続が失われた場 合に自動的にフェイルセーフ状態を設定します。さらにプ ログラム可能な EEPROM を使い、各種アプリケーション・ シナリオに応じて TPS929120-Q1 を柔軟に設定できま す。

#### 製品情報<sup>(1)</sup>

部品番号	パッケージ	本体サイズ (公称)
TPS929120-Q1	HTSSOP (24)	7.80mm × 4.40mm

利用可能なすべてのパッケージについては、このデータシートの (1)末尾にある注文情報を参照してください。



# 代表的なアプリケーションの図

英語版のTI製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、 🐼 www.ti.com で閲覧でき、その内容が常に優先されます。 TI では翻訳の正確性および妥当性につきましては一切保証いたしません。 実際の設計などの前には、必ず 最新版の英語版をご参照くださいますようお願いいたします。





Page

# **Table of Contents**

1	特長1
	アプリケーション1
3	概要1
	Revision History2
	Pin Configuration and Functions4
6	Specifications
	6.1 Absolute Maximum Ratings5
	6.2 ESD Ratings5
	6.3 Recommended Operating Conditions5
	6.4 Thermal Information6
	6.5 Electrical Characteristics6
	6.6 Timing Requirements8
	6.7 Typical Characteristics9
7	Detailed Description14
	7.1 Overview14
	7.2 Functional Block Diagram15
	7.3 Feature Description15
	7.4 Device Functional Modes

7.5 Programming	37
7.6 Register Maps	
8 Application and Implementation	
8.1 Application Information	154
8.2 Typical Application	154
9 Power Supply Recommendations	
10 Layout	1 <mark>58</mark>
10.1 Layout Guidelines	1 <mark>58</mark>
10.2 Layout Example	1 <mark>58</mark>
11 Device and Documentation Support	159
11.1ドキュメントの更新通知を受け取る方法	159
11.2 サポート・リソース	159
11.3 Trademarks	
11.4 静電気放電に関する注意事項	159
11.5 用語集	159
12 Mechanical, Packaging, and Orderable	
Information	159

# **4 Revision History**

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

# Changes from Revision A (February 2020) to Revision B (February 2021)


_		
•	文書全体にわたって表、図、相互参照の採番方法を更新	1
•	「特長」の箇条書き項目「Functional safety capable」を「Functional Safety-Capable」(機能安全対応)に変更	1
•	Change to "CONF_ODPW=0h" from "CONF_ODPW=4h" in Timing Requirements table	
•	Change to "80-mA" from "50-mA"	
•	Add "LSB first" to CRC Algorithm Diagram	27
•	Change "Supply UVLO" row to "Constant pulled down" from "No action"	28
•	Change "Supply UVLO" row to "Constant pulled down" from "No action"	
•	Add description for TPS929120A version.	
•	Add "All EEPROM shadow registers need to be written to target value before burning."	42
•	Change default value of register FLAG7 to "B3h" from "EFh"	45
•	Add note for default value of register FLAG7 for TPS929120A version	45
•	Change default value of register EEPM7 to "A7h" from "07h"	45
•	Add note for default value of EEPROM register EEPM6 for TPS929120A version	45
•	Add note for default value of EEPROM register EEPM15 for TPS929120A version	45
•	Change reset value for CONF_AUTOSS to "0h" from "X"	50
•	Change to "FlexWire" from "FlexLED" in CONF_MISC2 register description	50
•	Change to "19 V" from "20 V" in CONF_MISC2 register description	50
•	Add "Fh = 20 V" in CONF_MISC2 register description	50
•	Add "automatically reset to 0" in CONF_FORCEERR register description	50
•	Change to "Configuration" from "Miscellanous" in CONF_LOCK register description	50
•	Change to "B3h" from "EFh" for FLAG7 register reset value	<mark>50</mark>
•	Add "Reset value is 09h for TPS929120A version" in FLAG7 register description	50
•	Change to "CONFx" from "EEPROM" for FLAG8 register description	50
•	Add "Reset value is 8h for TPS929120A version" in EEPM6 register description	50
•	Change to "19 V" from "20 V" in EEPM8 register description	50
•	Add "Fh = 20 V" in EEPM8 register description	
•	Change to "B3h" from "23h" for EEPM15 register reset value	<mark>50</mark>



Changes from Revision Original (April 2019) to Revision A (February 2020)	Page
<ul> <li>「事前情報」から「量産データ」に変更</li> </ul>	1



# **5** Pin Configuration and Functions





### 表 5-1. Pin Functions

PIN		. I/O	DESCRIPTION
NO.	NAME	1 1/0	DESCRIPTION
1	RX	I	FlexWire RX
2	VLDO	Power	5-V regulator output
3	GND	GND	Device ground
4	ТХ	0	FlexWire TX
5	ERR	I/O	Open-drain error output
6, 7	SUPPLY	Power	Power supply
8	FS	I	Fail-safe state selection. 0: Fail-safe state 0 ; 1: Fail-safe state 1
9	ADDR2/CLK	I	Function as device address 2 in external address mode; Function as PWM clock input internal address mode when CONF_EXTCLK is 1.
10	ADDR1/ PWM1	I	Function as device address 1 in external address mode; Function as PWM input channel for OUT6-11 in internal address mode.
11	ADDR0/ PWM0	I	Function as device address 0 in external address mode; Function as PWM input channel for OUT0-5 in internal address mode.
12	REF	I/O	Device reference current setting, EEPROM programming chip-selection input
13	OUT0	0	Output channel 0
14	OUT1	0	Output channel 1
15	OUT2	0	Output channel 2
16	OUT3	0	Output channel 3
17	OUT4	0	Output channel 4
18	OUT5	0	Output channel 5
19	OUT6	0	Output channel 6
20	OUT7	0	Output channel 7
21	OUT8	0	Output channel 8
22	OUT9	0	Output channel 9
23	OUT10	0	Output channel 10
24	OUT11	0	Output channel 11



# **6** Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
SUPPLY	Device supply voltage	-0.3	45	V
FS	High-voltage input	-0.3	V <sub>(SUPPLY)</sub> + 0.3	V
OUT0 - 11	High-voltage outputs	-0.3	V <sub>(SUPPLY)</sub> + 0.3	V
ERR	High-voltage output	-0.3	22	V
ADDR2/CLK, ADDR1/PWM1, ADDR0/PWM0, REF, RX	Low-voltage input	-0.3	5.5	V
VLDO, TX	Low-voltage output	-0.3	5.5	V
TJ	Junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per AEC	Q100-002 <sup>(1)</sup>	±2000	
	Charged device model (CDM), per AEC Q100-011	Corner pins (RX, REF, OUT0, OUT11)	±750	v	
			Other pins	±500	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
SUPPLY	Device supply voltage	4.5	36	V
IOUT0-IOUT11	Channel output current	0.5	75	mA
FS	External fail-safe selection input	0	V <sub>(SUPPLY)</sub>	V
ТХ	FlexWire TX output	0	5	V
RX	FlexWire RX input	0	5	V
VLDO	Internal 5V LDO output	0	5	V
I <sub>(VLDO)</sub>	LDO external current load	0	80	mA
ADDR2/CLK, ADDR1/ PWM1, ADDR0/ PWM0	Device address selection and external CLK/PWM inputs	0	5	V
REF	Current reference setting	0	5	V
ERR	Error feedback open-drain output	0	20	V
t <sub>(r_RX)</sub>	RX risetime		5%/f <sub>CLK</sub>	
t <sub>(f_RX)</sub>	RX falltime		5%/f <sub>CLK</sub>	
f <sub>CLK</sub>	FlexWire frequency	10	1000	kHz
D <sub>SYNC</sub>	Synchronization pulse dutycycle	45	50 55	%
T <sub>A</sub>	Ambient temperature	-40	125	°C



# 6.3 Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
TJ	Junction temperature	-40		150	°C

### 6.4 Thermal Information

		TPS929120-Q1	
	THERMAL METRIC <sup>(1)</sup>	HTSSOP (PWP)	UNIT
		24 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	35	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	26.1	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	13.7	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.4	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	13.6	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	2.4	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# **6.5 Electrical Characteristics**

 $T_J = -40^{\circ}C$  to 150°C,  $V_{(SUPPLY)} = 5-40$  V, For digital outputs,  $C_{(LOAD)} = 20$  pF, (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BIAS		· · · ·				
V <sub>(SUPPLY)</sub>	Operating input voltage		4.5	12	40	V
I <sub>Q(ON)</sub>	Quiescent current, all-channels-on	V <sub>(SUPPLY)</sub> = 12 V, R <sub>(REF)</sub> =31.6 kΩ, all- output ON			10	mA
I <sub>Q(OFF)</sub>	Quiescent current, all-channels-off	$V_{(SUPPLY)}$ = 12 V, $R_{(REF)}$ = 31.6 k $\Omega$ , all-output OFF			3.5	mA
I <sub>(FAULT)</sub>	Quiescent current, fail-safe state fault mode	V <sub>(SUPPLY)</sub> = 12 V, fail-safe state, all- output OFF, ERR = LOW		2.5	2.85	mA
V <sub>(POR_rising)</sub>	Power-on-reset rising threshold		4	4.2	4.4	V
V <sub>(POR_falling)</sub>	Power-on-reset falling threshold		3.8	4	4.2	V
V	LDO output voltage	$V_{(SUPPLY)} > 5.6 \text{ V}, I_{(LDO)} = 40 \text{ mA},$ CONF_LDO = 0b	4.75	5	5.25	V
V <sub>(LDO)</sub>		V <sub>(SUPPLY)</sub> > 5.6 V, I <sub>(LDO)</sub> = 40 mA, CONF_LDO = 1b	4.18	4.4	4.62	V
I <sub>(LDO)</sub>	LDO output current capability				80	mA
I <sub>(LDO_LIMIT)</sub>	LDO output current limit		100			mA
V <sub>(LDO_DROP)</sub>	LDO maximum dropout voltage	I <sub>(LDO)</sub> = 80 mA		0.5	0.9	V
V <sub>(LDO_DROP)</sub>	LDO maximum dropout voltage	I <sub>(LDO)</sub> = 50 mA		0.3	0.6	V
V <sub>(LDO_POR_rising)</sub>	LDO power-on-reset rising threshold		2.75	3	3.25	V
V <sub>(LDO_POR_falling)</sub>	LDO power-on-reset falling threshold		2.5	2.75	3	V
C <sub>(LDO)</sub>	Supported LDO loading capacitance range		1		10	μF
f <sub>(OSC)</sub>	Internal oscillator frequency		-2.5%	32.15	+2.5%	MHz
ERR	•				I	
V <sub>IL(ERR)</sub>	Input logic low voltage, ERR				0.7	V
V <sub>IH(ERR)</sub>	Input logic high voltage, ERR		2			V
I(pd_ERR)	ERR pull-down current capability	V <sub>(ERR)</sub> = 0.4 V	3	6	9	mA
I <sub>lkg(ERR)</sub>	ERR leakage current				1	μA



# 6.5 Electrical Characteristics (continued)

 $T_J = -40^{\circ}$ C to 150°C,  $V_{(SUPPLY)} = 5-40$  V, For digital outputs,  $C_{(LOAD)} = 20$  pF, (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
FLEXWIRE INT	ERFACE					
V <sub>IL(RX)</sub>	Input logic low voltage, RX				0.7	V
V <sub>IH(RX)</sub>	Input logic high voltage, RX		2			V
V <sub>OL(TX)</sub>	Low-level output voltage TX,	I <sub>sink</sub> = 5 mA,	0		0.3	V
V <sub>OH(TX)</sub>	High-level output voltage TX,	I <sub>source</sub> = 5 mA, V <sub>pull-up</sub> = 5 V	4.7		5	V
l <sub>ikg</sub>	TX, RX		-1		1	μA
ADDRESS, FS		1			I	
V <sub>IL(IO)</sub>	Input logic low voltage, ADDR2/CLK, ADDR1/PWM1, ADDR0/PWM0, FS				0.7	V
V <sub>IH(IO)</sub>	Input logic high voltage, ADDR2/CLK, ADDR1/PWM1, ADDR0/PWM0, FS		2			V
R <sub>(PD_ADDR)</sub>	Internal pull down resistance, ADDR2/ CLK, ADDR1/PWM1, ADDR0/PWM0			100		kΩ
R <sub>(PD_FS)</sub>	Internal pull down resistance, FS			100		kΩ
ADC						
DNL	Differential nonlinearity		-1 <sup>(1)</sup>		1(1)	LSB
INL	Integral nonlinearity		-2 <sup>(1)</sup>		2 <sup>(1)</sup>	LSB
OUTPUT DRIV	ERS				·	
f <sub>(PWM_200)</sub>		200-Hz selection		200		Hz
f <sub>(PWM_1000)</sub>		1-kHz selection		1000		Hz
ΔI <sub>(OUT_d2d)</sub>	Device-to-device accuracy $\Delta I_{(OUT_d2d)}$ = 1- $I_{avg(OUT)} / I_{ideal(OUT)}$	R <sub>(REF)</sub> = 8.45 kOhm, CONF_REFRANGE = 11b, DC=63	-5	0	5	
		R <sub>(REF)</sub> = 8.45 kOhm, CONF_REFRANGE = 10b, DC=63	-5	0	5	%
		R <sub>(REF)</sub> = 8.45 kOhm, CONF_REFRANGE = 01b, DC=63	-5	0	5	
		R <sub>(REF)</sub> = 8.45 kOhm, CONF_REFRANGE = 00b, DC=63	-5	0	5	
		R <sub>(REF)</sub> = 8.45 kOhm, CONF_REFRANGE = 11b, DC=63	-3	0	3	%
ΔI <sub>(OUT_c2c)</sub>	Channel-to-channel accuracy	R <sub>(REF)</sub> = 8.45 kOhm, CONF_REFRANGE = 10b, DC=31	-3	0	3	
ΔI(UU1_c2c)	$\Delta I_{(OUT\_c2c)} = 1 - I_{(OUTx)} / I_{avg(OUT)}$	R <sub>(REF)</sub> = 8.45 kOhm, CONF_REFRANGE = 01b, DC=15	-5	0	5	70
		R <sub>(REF)</sub> = 31.6 kOhm, CONF_REFRANGE = 01b, DC=12	-7	0	7	
I <sub>(OUT_75mA)</sub>		R <sub>(REF)</sub> = 8.45 kOhm, CONF_REFRANGE = 11b, DC=63		75		mA
I <sub>(OUT_50mA)</sub>		R <sub>(REF)</sub> = 12.7 kOhm, CONF_REFRANGE = 11b, DC=63		50		mA
I <sub>(OUT_20mA)</sub>		R <sub>(REF)</sub> = 31.6 kOhm, CONF_REFRANGE = 11b, DC=63		20		mA
I <sub>(OUT_1mA)</sub>		R <sub>(REF)</sub> = 31.6 kOhm, CONF_REFRANGE = 01b, DC = 12		1		mA
V <sub>(OUT_drop)</sub>	output dropout voltage	$R_{(REF)}$ = 8.45 kOhm, CONF_REFRANGE = 11b, DC=38, $I_{(OUTx)}$ = 45 mA		400	700	mV
V <sub>(OUT_drop)</sub>	output dropout voltage	R <sub>(REF)</sub> = 8.45 kOhm, CONF_REFRANGE = 11b, DC=63, I <sub>(OUTx)</sub> = 75 mA		600	1000	mV



# 6.5 Electrical Characteristics (continued)

 $T_J = -40^{\circ}C$  to 150°C,  $V_{(SUPPLY)} = 5-40$  V, For digital outputs,  $C_{(LOAD)} = 20$  pF, (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
R <sub>(REF)</sub>			1		50	kΩ
C <sub>(REF)</sub>			0		4.7	nF
V <sub>(REF)</sub>				1.235		V
K <sub>(REF_11)</sub>		CONF_REFRANGE = 11b		512		
K <sub>(REF_10)</sub>		CONF_REFRANGE = 10b		256		
K <sub>(REF_01)</sub>		CONF_REFRANGE = 01b		128		
K <sub>(REF_00)</sub>		CONF_REFRANGE = 00b		64		
I(REF_OPEN_th)				10		μA
V <sub>(REF_SHORT_th)</sub>				0.6		V
DIAGNOSTICS	L.					
V <sub>(OPEN_th_rising)</sub>	LED open rising threshold	V <sub>(SUPPLY)</sub> - V <sub>(OUTx)</sub>	200	400	600	mV
V <sub>(OPEN_th_falling)</sub>	LED open falling threshold	V <sub>(SUPPLY)</sub> - V <sub>(OUTx)</sub>	300	500	700	mV
V <sub>(OPEN_th_hyst)</sub>				100		mV
$V_{(SG_th_rising)}$	Short-to-ground rising threshold		0.8	0.9	1	V
V <sub>(SG_th_falling)</sub>	Short-to-ground falling threshold		1.1	1.2	1.3	V
V <sub>(SG_th_hyst)</sub>	Short-to-ground hysteresis			0.3		V
EEPROM						
N <sub>(EEP)</sub>	Number of programming cycles.	V <sub>(SUPPLY)</sub> = 12 V	1000			
MISC	•	· ·				
T <sub>(PRETSD)</sub>	Pre-thermal warning threshold			135		°C
T <sub>(PRETSD_HYS)</sub>	Pre-thermal warning hysteresis			5		°C
T <sub>(TSD)</sub>	Over-temperature protection threshold		160	175	190	°C
T <sub>(TSD_HYS)</sub>	Over-temperature protection hysteresis			15		°C


(1) Guaranteed by design only

# 6.6 Timing Requirements

		MIN	NOM	MAX	UNIT
t <sub>(ODPW)</sub>	Diagnostics pulse-width, CONF_ODPW = 0h	100			μs
t <sub>(CONV)</sub>	time needed to complete one AD conversion		57		μs
t <sub>(OPEN_deg)</sub>	Open-circuit deglitch timer		5		μs
t <sub>(SHORT_deg)</sub>	Short-circuit deglitch timer		5		μs
t <sub>(retry)</sub>	Fault retry timer		10		ms





# 6.7 Typical Characteristics






# 6.7 Typical Characteristics








# 6.7 Typical Characteristics (continued)






# 6.7 Typical Characteristics (continued)





# 6.7 Typical Characteristics (continued)





# 7 Detailed Description

# 7.1 Overview

TPS929120-Q1 is an automotive 12-channel LED driver with FlexWire interface to address increasing requirements for individual control of each LED string. Each of its channel can support both analog dimming and pulse-width-modulation (PWM) dimming, configured through its FlexWire serial interface. The internal electrically erasable programmable read-only memory (EEPROM) allows users to configure device in the scenario of communication loss to fulfill system level safety requirements.

The FlexWire interface is a robust address-based master-slave interface with flexible baud rate. The interface is based on multi-frame universal asynchronous receiver-transmitter (UART) protocol. The unique synchronization frame of FlexWire reduces system cost by saving external crystal oscillators. It also supports various physical layer with the help of external physical layer transceiver such as CAN or LIN transceivers. The embedded CRC correction is able to ensure robust communication in automotive environments. The FlexWire interface is easily supported by most MCUs in the markets.


Each output is a constant current source with individually programmable current output and PWM duty cycle. Each channel features various diagnostics including LED open-circuit, short-circuit and single-LED short-circuit detection. The on-chip analog-digital convertor (ADC) allows controller to real-time monitor loading conditions.

To further increase robustness, the unique fail-safe of the device state machine allows automatic switching to fail-safe states in the case of communication loss, for example, MCU failure. The device supports programming fail-safe settings with user-programmable EEPROM. In fail-safe states, the device supports different configurations if output fails, such as one-fails-all-fail or one-fails-others-on. Each channel can be independently programmed as on or off in fail-safe states. The fail-safe state machine also allows the system to function with pre-programmed EEPROM settings without presence of any controller in the system, also known as stand-alone operation.

The microcontroller can access each of the device through the FlexWire interface. By setting and reading back the registers, the master, which is the microcontroller, has full control over the device and LEDs. All EEPROMs are pre-programmed to default values. TI recommends that users program the EEPROM at the end-of-line for application-specific settings and fail-safe configurations.



# 7.2 Functional Block Diagram



# 7.3 Feature Description

# 7.3.1 Device Bias and Power

# 7.3.1.1 Power Supply (SUPPLY)

The TPS929120-Q1 is AECQ-100 qualified for automotive applications. The power input to the device through SUPPLY pin can be low to 4.5 V and up to 40 V for automotive battery directly powered systems.

### 7.3.1.2 5-V Low-Drop-Out Linear Regulator (VLDO)

The TPS929120-Q1 has an integrated low-drop-out linear regulator to provide power supply to external CAN transceivers, such as TCAN1042. The internal LDO powered by supply voltage  $V_{(SUPPLY)}$  provides a stable 5-V output with up to 80-mA constant current capability. TI recommends a ceramic capacitor from 1 µF to 10 µF on the VLDO pin. The LDO has an internal current limit  $I_{(LDO\_LIMIT)}$  for protection and soft start. The capacitor charging time must be considered to total start-up time period, because the device is held in POR state if the capacitor voltage is not charged to above UVLO threshold.

### 7.3.1.3 Undervoltage Lockout (UVLO) and Power-On-Reset (POR)

In order to ensure clean start-up, the TPS929120 uses UVLO and POR circuitry to clear its internal registers upon power-up and to reset registers with its default values.

The TPS929120-Q1 has internal UVLO circuits so that when either power supply voltage  $V_{(SUPPLY)}$  or LDO output voltage  $V_{(LDO)}$  is lower than its UVLO threshold, POR is triggered. In POR state, the device resets digital core and all registers to default value. FLAG\_POR register is set to 1 for each POR cycle to indicate the POR history.

Before both powers are above UVLO thresholds, the TPS929120-Q1 stays in POR state with all outputs off and ERR pulled down. Once both power supplies are above UVLO threshold, the device enters INIT mode for initialization releasing ERR pulldown. A programmable timer starts counting in INIT state, the timer length can be set by EEPROM register EEP\_INITTIMER. When the timer is completed, the device switches to normal state. In INIT state, setting CLR\_POR to 1 clears FLAG\_POR, disables the timer, and sets the device to normal state.



Upon powering up, the TPS929120-Q1 automatically loads all settings stored in EEPROM to correlated registers and sets the other registers to default value which don't have correlated EEPROM. All channels are powered up in off-state by default to avoid unwanted blinking.

Writing 1 to CLR\_REG manually loads EEPROM setting to the correlated registers and set the other registers to default value. After CLR\_REG is set, the FLAG\_POR is set 1 to indicate registers clear to default values. Writing 1 to CLR\_POR resets the FLAG\_POR register to 0. TI recommends settling CLR\_REG to 1 to clear the internal registers every time after POR. The CLR\_REG automatically resets to 0.


### 7.3.1.4 Programmable Low Supply Warning

The TPS929120-Q1 uses its internal ADC to monitor supply voltage  $V_{(SUPPLY)}$ . If the supply is below allowable working threshold, the output voltage may not be sufficient to keep the LED operating with desired brightness output as expected. The ADC output is automatically compared with threshold set by register CONF\_ADCLOWSUPTH as described in *Register Maps*. When the supply voltage is below threshold, the device sets warning flag register FLAG\_ADCLOWSUP to 1 in the status register. CLR\_FAULT is able to clear the FLAG\_ADCLOWSUP as well as other fault registers. In addition, the LED open-circuit and single LED short-circuit detection is disabled if the supply voltage is below threshold to avoid LED open circuit and to prevent the single LED short-circuit fault from being mis-triggered. The 4-bit register CONF\_ADCLOWSUPTH has total 15 options covering from 5 V to 20 V.

### 7.3.2 Constant Current Output

# 7.3.2.1 Reference Current With External Resistor (REF)

The TPS929120-Q1 must have an external resistor  $R_{(REF)}$  to set the internal current reference  $I_{(REF)}$  as shown in  $\boxtimes$  7-1.



### ☑ 7-1. Output Current Setting

The internal current reference  $I_{(FULL\_RANGE)}$  is generated based on the  $I_{(REF)}$  multiplied by factor  $K_{(REF)}$  to provide the full range current reference for each OUTx channel. The  $K_{(REF)}$  is programmable by 2-bit register CONF\_REFRANGE with 4 different options. The  $I_{(FULL\_RANGE)}$  can be calculated with  $\neq 1$ .

$$I_{(FULL\_RANGE)} = \frac{V_{(REF)}}{R_{(REF)}} \times K_{(REF)}$$

where

- V<sub>(REF)</sub> = 1.235 V typically
- K<sub>(REF)</sub> = 64, 128, 256, or 512 (default)

(1)

The recommended resistor values of  $R_{(REF)}$  and amplifier ratios of  $K_{(REF)}$  are listed in  $\frac{1}{5}$  7-1.

CONF_REFRA	K <sub>(REF)</sub>	FULL RANGE CURRENT (mA)				
NGE		R <sub>(REF)</sub> = 8.45 kΩ	R <sub>(REF)</sub> = 12.7 kΩ	R <sub>(REF)</sub> = 31.6 kΩ		
11b	512	75	50	20		
10b	256	37.5	25	10		
01b	128	18.75	12.5	5		
00b	64	9.375	6.25	2.5		

### 表 7-1. Reference Current Range Setting

Place the  $R_{(REF)}$  resistor as close as possible to the REF pin with an up to 2.2-nF ceramic capacitor in parallel to improve the noise immunity. The off-board  $R_{(REF)}$  setup is not allowed due to the concern of instability reference current. TI recommends a 1-nF ceramic capacitor in parallel with  $R_{(REF)}$ .

### 7.3.2.2 64-Step Programmable High-Side Constant-Current Output

TPS929120-Q1 has 12 channels of high-side current sources. Each channel has its own enable configuration register CONF\_ENCHx. Setting CONF\_ENCHx to 1 enables the channel output; clearing the register to 0 disables the channel output. To completely turn off the channel current, user can clear channel enable bit CONF\_ENCHx to 0. Upon power up, CONF\_ENCHx is automatically reset to 0 to avoid unwanted blinking.

Each OUTx channel supports individual 64-step programmable current setting, also known as dot correction (DC). The DC feature can be used to set binning values for output LEDs or to calibrate the LEDs to achieve high brightness homogeneity based on external visual system to further save binning cost. The 6-bit register CONF\_IOUTx sets the current independently, where x is the channel number from 0 to 11. The OUTx current can be calculated with Equation 2

$$I_{(OUTx)} = \frac{(CONF\_IOUTx + 1)}{64} \times I_{(FULL\_RANGE)}$$

where

- CONF\_IOUTx is programmable from 0 to 63
- x is from 0 to 11 for different output channel
- I<sub>(FULL\_RANGE)</sub> can be calculated with 式 1

### 7.3.3 PWM Dimming

TPS929120-Q1 integrates independent 12-bit PWM generators for each OUTx channel. The current output for each OUTx channel is turned on and off controlled by the integrated PWM generator. The average current of each OUTx can be adjusted by PWM duty cycle independently, therefore, to control the brightness for LEDs in each channel.

### 7.3.3.1 PWM Dimming Frequency


The frequency for PWM dimming is programmable by 4-bit register CONF\_PWMFREQ with 16 options covering from 200 Hz to 20.8 kHz. Select the frequency for PWM dimming based on the minimum brightness requirement in application. TPS929120-Q1 supports down to 1-µs minimum pulse current for all 12 channel outputs.

### 7.3.3.2 PWM Generator

The 12-bit PWM generator constructs the cyclical PWM output based on a 12-bit digital binary input to control the output current ON and OFF. Basically the PWM generator counts 256 pulses at base high frequency for PWM output cycle period and counts number of pulses determined by MSB 8 bits of 12-bit binary input at the same frequency for PWM ON period. The LSB 4 bits of 12-bit binary input is used to set up the dithering to realize total 12-bit resolution. The base high frequency is generated by internal oscillator, which is 256 times of the frequency programmable by CONF\_PWMFREQ. 🛛 7-2 is the signal path diagram for PWM generator.

(2)







### 7.3.3.3 Linear Brightness Control

When register CONF\_EXPEN is set to 0, the MSB 8 bits of 12-bit binary input to PWM generator is directly copied from 8-bit register CONF\_PWMOUTx, and the LSB 4 bits is directly copied from 4-bit register CONF\_PWMLOWOUTx. The PWM output duty cycle can be calculated with Equation 3. Because the 4 LSB bits inputs are used to control the dithering, setting CONF\_PWMLOWOUTx to Fh disables the dithering if it is not needed. The PWM output duty cycle is linearly controlled by the register CONF\_PWMOUTx and CONFPWMLOWOUTx, which provides the linearly brightness control to each channel output.

$$D_{(OUTx)} = \frac{(16 \times CONF\_PWMOUTx+CONF\_PWMLOWOUTx+1)}{4096} \times 100\%$$
(3)

where

- CONF\_PWWOUTx is decimal number from 0 to 255.
- CONF\_PWMLOWOUTx is decimal number from 0 to 15.
- x is from 0 to 11 for different output channel

If using the dithering feature to realize the 12-bit dimming resolution, set the PWM frequency higher than 2 kHz through setting register CONF\_PWMFREQ to avoid visible brightness flicker when the value of CONF\_PWMLOWOUTx is less than Fh. Higher PWM frequency can also prevent the visible LED flash in video display due to the low beat frequency between digital camera shutter frequency and PWM frequency for LED dimming.

Because the 12-bit PWM duty cycles require 2 bytes of write operation to update the completed data, the output PWM duty cycle is not changed in between of the two bytes data transmission. TPS929120-Q1 only updates PWM duty cycle of any output when its high 8-bit CONF\_PWMOUTx is written. When very fast brightness change is needed, for example, fade-in and fade-out effects, simultaneous PWM duty cycle change of all



channels is required. Setting CONF\_SHAREPWM to 1 enables all channels using the PWM dutycycle setting of channel 0 to save communication latency.

### 7.3.3.4 Exponential Brightness Control

The TPS929120-Q1 can also generate PWM duty-cycle output following exponential curve. The integrated lookup table provides a one-to-one conversion from 8-bit register CONF\_PWMOUTx to 12-bit binary code following exponential increment when register CONF\_EXPEN is set to 1 as  $\boxtimes$  7-3 illustrated. When exponential control path is selected, the CONF\_PWMLOWOUTx data is neglected. By using the exponential brightness control, LED brightness change by one LSB is invisible to human eyes especially at low brightness range.




図 7-3. PWM Duty Cycle vs 8-bit Code for Exponential Dimming

CONF\_EXPEN bit selects the dimming method between linear or exponential. Setting the bit CONF\_EXPEN to 1 enables the look-up table for exponential dimming curve. In exponential PWM dimming mode, 8-bit register CONF\_PWMOUTx is converted to 12-bit PWM dutycycle by look-up table automatically. Clear the bit CONF\_EXPEN to 0 disables the look-up table. In this case, users must provide 12-bit PWM duty cycle. CONF\_PWMOUTx stores the high 8-bit of 12-bit PWM duty-cycle information. CONF\_PWMLOWOUTx stores the low 4-bit.

To avoid visible brightness flicker for exponential dimming, choose PWM frequency higher than 2 kHz through setting register CONF\_PWMFREQ. Higher PWM frequency can also avoid the visible LED flash in video display due to the low beat frequency between digital camera shutter frequency and PWM frequency for LED dimming.

During power-up or in fail-safe state, the registers CONF\_EXPEN, CONF\_PWMOUTx, CONF\_PWMFREQ are automatically reset to their default values stored in EEPROM register EEP\_EXPEN, EEP\_PWMOUTx, EEP\_PWMFREQ. CONF\_PWMLOWOUTx is reset to Fh as default value.

In fail-safe state, PWM generator only uses 8-bit EEPROM data from EEP\_PWMOUTx to build PWM dutycycle output and ignores the low 4-bit. The PWM duty-cycle calculation is as shown in Equation 4.

$$D_{(OUTx)} = \frac{(EEP_PWMOUTx+1)}{256} \times 100\%$$

where

- EEP\_PWMOUTx is decimal number from 0 to 255.
- x is from 0 to 11 for different output channel

(4)



### 7.3.3.5 External Clock Input for PWM Generator (CLK)

The TPS929120-Q1 has internal precision oscillator for PWM generators. In addition, the device also supports an external clock for the PWM generator source with ADDR2/CLK input considering the synchronization requirement.

Then external clock inputs through ADDR2/CLK pin is a multi-function pin not only for external clock input but also for device slave address selection. The device slave address stored in EEPROM must be enabled by burning EEP\_INTADDR to 1 to release ADDR2/CLK pin for external clock input. In addition, register CONF\_EXTCLK can be used to choose the PWM generator between external input or an internal oscillator. Writing CONF\_EXTCLK to 1 enables the external clock source. The external clock frequency must be 256 times of desired PWM dimming frequency. The external clock source is only used in PWM generation. TI recommends that the external clock frequency be less than 1 MHz. The internal clock is recommended when high dimming frequency is required.

#### 7.3.3.6 External PWM Input ( PWM0 and PWM1)

The TPS929120-Q1 has two PWM inputs that can be used to directly control OUT0-11. The both ADDR1/  $\overline{PWM1}$  and ADDR0/  $\overline{PWM0}$  pins are multi-function pins for not only external PWM input signal but also device slave address selection pins. The register EEP\_INTADDR must be written to 1 to release both twos for external PWM input. When the EEP\_INTADDR is 1, the ADDR0/  $\overline{PWM0}$  is functional as external active low PWM control input for OUT0-5 and the ADDR1/  $\overline{PWM1}$  is functional as external active low PWM control input for OUT6-11, as shown in  $\boxtimes$  7-2. Setting the register CONF\_PWMOUTx to 0xFF and the register CONF\_PWMLOWOUTx to 0xF is recommended when external PWM input is used. In case external PWM is not used, ADDR0/  $\overline{PWM0}$  and ADDR1/  $\overline{PWM1}$  must be tied to GND when EEP\_INTADDR is set to 1.

#### 7.3.4 On-chip 8-bit Analog-to-Digital Converter (ADC)

The TPS929120-Q1 has integrated a successive-approximation-register (SAR) ADC for diagnostics. It routinely monitors supply voltage if the ADC is idle and stores SUPPLY conversion results into ADC\_SUPPLY.

To manually read the voltage of an ADC channel as listed in  $\frac{1}{27}$ , user must write the 5-bit register CONF\_ADCCH to select channel. Once CONF\_ADCCH register is written, the one time ADC conversion starts and clears FLAG\_ADCDONE register. As long as the ADC conversion is completed, the ADC result is available in 8-bit register ADC\_OUT and sets FLAG\_ADCDONE to 1. Reading the ADC\_OUT register also clears FLAG\_ADCDONE, and the FLAG\_ADCDONE is set to 0 after reading completion.

Because the TPS929120-Q1 supports PWM control for adjusting LED brightness, the voltage on OUT0 to OUT11 is like a pulse waveform. When the current output is enabled by setting CONF\_ENCHx to 1, the ADC measures the voltage on assigned OUTx after the channel is turned on with  $t_{(diag_pulse)}$  delay time, which is programmable by 4-bit register CONF\_ODPW. When the channel is disabled by setting CONF\_ENCHx to 0, the ADC samples the voltage on assigned OUTx at off state.

The analog value can be calculated based on the read back binary code with Equation 5 and  $\pm$  7-2.

Analog Value = 
$$a + k \times (ADC_OUT)$$

(5)

where

• ADC\_OUT is decimal number from 0 to 255.



表 7-2. ADC Channel							
CHANNEL NO.	CONF_ADCCH	NAME	ADC CALCULATION PARAMETER (a)	ADC CALCULATION PARAMETER (k)	COMMENT		
0	00h	REF	0.007 V	0.0101 V/LSB	Reference voltage		
1	01h	SUPPLY	0.0673 V	0.0804 V/LSB	Supply voltage		
2	02h	VLDO	0.0465 V	0.022 V/LSB	5V LDO output voltage		
3	03h	TEMPSNS	–242.35°C	2.152°C/LSB	Internal temperature sensor		
4	04h	IREF	0.7592 µA	0.7461 µA/LSB	Reference current		
5	05h	MAXOUT	0.0673 V	0.0804 V/LSB	Maximum channel output voltage		
6-15	06h - 0Fh	RESERVED	RESERVED	RESERVED	RESERVED		
16	10h	OUT0			Output voltage channel 0		
17	11h	OUT1			Output voltage channel 1		
18	12h	OUT2	-		Output voltage channel 2		
19	13h	OUT3			Output voltage channel 3		
20	14h	OUT4			Output voltage channel 4		
21	15h	OUT5	0.0673 V	0.0804 V/LSB	Output voltage channel 5		
22	16h	OUT6	0.0073 V	0.0004 V/LSB	Output voltage channel 6		
23	17h	OUT7	-		Output voltage channel 7		
24	18h	OUT8			Output voltage channel 8		
25	19h	OUT9			Output voltage channel 9		
26	1Ah	OUT10	-		Output voltage channel 10		
27	1Bh	OUT11	1		Output voltage channel 11		
28	1Ch	RESERVED	RESERVED	RESERVED	RESERVED		
29	1Dh	RESERVED	RESERVED	RESERVED	RESERVED		
30	1Eh	RESERVED	RESERVED	RESERVED	RESERVED		
31	1Fh	RESERVED	RESERVED	RESERVED	RESERVED		

The TPS929120-Q1 also provides ADC auto-scan mode for single-led short-circuit diagnostics. The detail description for auto-scan mode can be found in *On-Demand Off-State Single-LED Short-Circuit (SS) Diagnostics*.

In ADC auto-scan mode, If MAXOUT channel is selected by writing 05h to CONF\_ADCCH, the maximum voltage of OUT0 to OUT11 is recorded into ADC\_OUT register. The maximum channel output voltage is available after at least one output PWM cycle is completed. Based on the measured maximum output voltage and supply voltage, microcontroller is able to regulate supply voltage from previous power stage to minimize the power consumption on the TPS929120-Q1. Basically microcontroller needs to program the output voltage of previous power stage to be just higher than the measured maximum channel output voltage plus the required dropout voltage V<sub>(OUT\_drop)</sub> of the TPS929120-Q1. In this way, the TPS929120-Q1 takes minimum power consumption, and overall power efficiency is optimized.



### 7.3.5 Diagnostic and Protection in Normal State

The TPS929120-Q1 has full-diagnostics coverage for supply voltage, current output, and junction temperature.

In normal state, the device detects all failures and reports the status out through the  $\overline{\text{ERR}}$  or FLAG registers, without any actions taken by the device except UVLO and overtemperature protection. The master controller must handle all fault actions, for example, retry several times and shut down the outputs if the error still exists. The fault behavior in normal state can be found in  $\overline{\mathbb{R}}$  7-3.

### 7.3.5.1 Fault Masking

The TPS929120-Q1 provides fault masking capability using masking registers. The device is capable of masking faults by channels or by fault types. The fault masking does not disable diagnostics features but only prevents fault reporting to FLAG\_OUT register, FLAG\_ERR register, and ERR output.

To disable diagnostics on a single channel, setting CONF\_DIAGENCHx registers to 0 disables diagnostics of channel x and thus no fault of this channel is reported to FLAG\_OUT or FLAG\_ERR registers, or to the ERR output.

CONF\_MASKREF prevents the reference fault being reported to FLAG\_ERR and ERR output.

CONF\_MASKOPEN prevents the output open-circuit fault being reported to FLAG\_OUT, FLAG\_ERR and ERR output.

CONF\_MASKSHORT prevents the output short-circuit fault being reported to FLAG\_OUT, FLAG\_ERR and ERR output.

CONF\_MASKTSD prevents the overtemperature shutdown fault being reported to FLAG\_ERR and ERR output.

CONF\_MASKCRC prevents the CRC fault being reported to FLAG\_ERR and ERR output.

## 7.3.5.2 Supply Undervoltage Lockout Diagnostics in Normal State

When SUPPLY or VLDO voltage drops below its UVLO threshold, the device enters POR state. Upon voltage recovery, the device automatically switches to INIT state with FLAG\_POR and FLAG\_ERR set to 1.

### 7.3.5.3 Low-Supply Warning Diagnostics in Normal State

The internal AD converter of TPS92910-Q1 continuously monitors the supply voltage and compares the results with internal threshold  $V_{(ADCLOWSUPTH)}$  set by CONF\_ADCLOWSUPTH as described in *Register Maps*. If the supply voltage is lower than threshold, the device pulls ERR pin down with one pulsed current sink for 50 µs to report the fault and set flag registers including FLAG\_ADCLOWSUP to 1. The master controller can write register CLR\_FAULT to 1 to reset this flag, and the CLR\_FAULT bit automatically returns to 0. The internal ADC monitors supply voltage and converters to 8-bit binary code in every conversion cycle  $T_{(CONV)}$  when it is in idle. After each AD conversion-cycle time on supply, the ADC\_SUPPLY is automatically updated with the latest result.

The low-supply warning is also used to disable the LED open-circuit detection and single-LED short-circuit detection. When the voltage applied on SUPPLY pin is higher than the threshold  $V_{(ADCLOWSUPTH)}$ , the TPS929120-Q1 enables LED open-circuit and single-LED short-circuit diagnosis. When  $V_{(SUPPLY)}$  is lower than the threshold  $V_{(ADCLOWSUPTH)}$ , the device disables LED-open-circuit detection and single-LED short-circuit diagnosis. Because when  $V_{(SUPPLY)}$  drops below the maximum total LED forward voltage plus required  $V_{(DROPOUT)}$  at required current, the TPS929120-Q1 is not able to deliver sufficient current output to pull the voltage of each output channel as close as possible to the  $V_{(SUPPLY)}$ . In this condition, the LED open-circuit fault or single-LED short-circuit fault might be detected and reported by mistake. Setting the low-supply warning threshold high enough can avoid the LED open-circuit and single LED short-circuit fault being detected when  $V_{(SUPPLY)}$  drops to low. The  $V_{(ADCLOWSUPTH)}$  is programmable from 5 V to 20 V.

### 7.3.5.4 Reference Diagnostics in Normal State

The TPS929120-Q1 integrates diagnostics for REF resistor open/short fault. If the current output from REF pin  $I_{(REF)}$  is lower than  $I_{(REF_OPEN_th)}$ , the reference resistor open-circuit fault is reported. The reference resistor short-circuit fault is reported if the voltage of REF pin  $V_{(REF)}$  is lower than  $V_{(REF_SHORT_th)}$ . The device pulls the



ERR pin down with constant current sink and set flag registers including FLAG\_REF and FLAG\_ERR to 1. The master controller must send CLR\_FAULT to clear fault flag registers after fault removal.

In normal state, the device does not perform any actions automatically when reference resistor fault is detected. However, the output may not work properly and the output current may be operating at high current level. It is recommended for master controller to shut down the device outputs and report error to upper level control system such as body control module (BCM).

The TPS929120-Q1 monitors the reference current  $I_{(REF)}$  set by external resistor  $R_{(REF)}$ . The  $I_{(REF)}$  can be calculated with Equation 6.

$$I_{(REF)} = \frac{V_{(REF)}}{R_{(REF)}}$$

(6)

# where

• V<sub>(REF)</sub> = 1.235 V typically

# 7.3.5.5 Pre-Thermal Warning and Overtemperature Protection in Normal State

The TPS929120-Q1 has pre-thermal warning at typical 135°C and overtemperature shutdown at typical 175°C.

When the junction temperature  $T_{(J)}$  of TPS929120-Q1 rises above pre-thermal warning threshold, the device reports pre-thermal warning, pull ERR pin with pulsed current sink for 50 µs and sets the flag registers including FLAG\_PRETSD to 1. The master controller must write 1 to CLR\_FAULT register to clear FLAG\_PRETSD.

When device junction temperature  $T_{(J)}$  further rises above overtemperature protection threshold, the device shuts down all output drivers, pulls the  $\overline{ERR}$  pin low with constant current sink, and sets the flag registers including FLAG\_TSD and FLAG\_ERR to 1. When junction temperature falls below  $T_{(TSD)} - T_{(TSD_HYS)}$ , the device resumes all outputs and releases  $\overline{ERR}$  pin pulldown. The FLAG\_TSD still must be cleared by writing CLR\_FAULT to 1.

If the  $T_{(J)}$  rises too high above 180°C typically, the TPS929120-Q1 turns off the internal linear regulator to shutdown all the analog and digital circuit. When the  $T_{(J)}$  drops below  $T_{(TSD)} - T_{(TSD_HYS)}$ , the TPS929120-Q1 restarts from POR state with all the registers cleared to default value.

When more accurate thermal measurement on LED unit is required, one current output channel can be sacrificed to provide current bias to external thermal resistor such as PTC or NTC. The voltage of external thermal resistor can be measured by integrated ADC to acquire the temperature information of thermal resistor located area. The master controller can determine actions based on the acquired temperature information to turn off or reduce current output.

# 7.3.5.6 Communication Loss Diagnostic in Normal State

The TPS929120-Q1 monitors the FlexWire interface for the communication with an internal watchdog timer. Any successful non-broadcast communication with correct CRC and address matching target device automatically resets the timer . If the watchdog timer overflows, device automatically switches to fail-safe state as indicated by external FS input. If FS = 0, the device switches to fail-safe state 0, If FS = 1, the device switches to fail-safe state 1.

The watchdog timer is programmable by 4-bit register CONF\_WDTIMER. The TPS929120-Q1 can directly enter fail-safe states from normal mode by burning EEP\_WDTIMER to 0xFh. Disabling the watchdog timer by setting CONF\_WDTIMER to 0x0h prevents the device from getting into fail-safe state.

# 7.3.5.7 LED Open-Circuit Diagnostics in Normal State

The TPS929120-Q1 integrates LED open-circuit diagnostics to allow users to monitor LED status real time. The device monitors voltage difference between SUPPLY and OUTx to judge if there is any open-circuit failure. The SUPPLY voltage is also monitored by on-chip ADC with programmable threshold to determine if supply voltage is high enough for open-circuit diagnostics.



The open-circuit monitor is only enabled during PWM-ON state with programmable minimal pulse width greater than  $T_{(ODPW)} + T_{(OPEN\_deg)}$ . The  $T_{(ODPW)}$  is programmed by register CONF\_ODPW. If PWM on-time is less than  $T_{(ODPW)} + T_{(OPEN\_deg)}$ , the device does not report any open-circuit fault.

When the voltage difference  $V_{(SUPPLY)} - V_{(OUTx)}$  is below threshold  $V_{(OPEN\_th\_rising)}$  with duration longer than  $T_{(ODPW)} + T_{(OPEN\_deg)}$ , and the device supply voltage  $V_{(SUPPLY)}$  is above the threshold  $V_{(ADCLOWSUPTH)}$  set by register CONF\_ADCLOWSUPTH, the TPS929120-Q1 pulls the ERR pin down with one pulsed current sink for 50 µs to report fault and set flag registers including FLAG\_OPENCHx, FLAG\_OUT and FLAG\_ERR to 1. If the device supply voltage  $V_{(SUPPLY)}$  is below the threshold  $V_{(ADCLOWSUPTH)}$  set by register CONF\_ADCLOWSUPTH, open-circuit fault is not detected nor reported.

Once the open-circuit failure is removed, the master controller must write 1 to CLR\_FAULT to reset fault flags.

### 7.3.5.8 LED Short-circuit Diagnostics in Normal State

The TPS929120-Q1 has internal analog comparators to monitor all channel outputs with respect to a fixed threshold. If the device has detected channel voltage below threshold, it sets FLAG\_SHORTCHx accordingly. The FLAG\_OUT and FLAG\_ERR are set as well. Writing 1 to CLR\_FAULT register is able to clear the fault flag registers.

The short-circuit detection is only enabled during PWM-ON state with programmable minimal pulse width of  $T_{(ODPW)} + T_{(SHORT\_deg)}$ . The  $T_{(ODPW)}$  is programmable by register CONF\_ODPW. If PWM on-time is less than  $T_{(ODPW)} + T_{(SHORT\_deg)}$ , the device can not report any short-circuit fault. When the voltage  $V_{(OUTx)}$  is below threshold  $V_{(SG\_th\_rising)}$  with duration longer than deglitch timer length of  $T_{(ODPW)} + T_{(SHORT\_deg)}$ , the device pulls ERR pin down with pulsed current sink for 50 µs to report fault and set flag registers including FLAG\_SHORTCHx, FLAG\_OUT and FLAG\_ERR. In normal state, the device does not take any actions in response the LED short-circuit fault and waits for the master controller to detect need for protection behavior. The fault is latched in flag registers. The master controller must write 1 to register CLR\_FAULT to reset fault flags if the LED short-circuit fault is removed.

Possible user case:

- 1. Supply voltage dip below threshold, triggering false single led short-circuit fault.
- 2. LED short to ground and recover
- 3. LED single LED short and recover
- 4. Dutycycle too short to detect
- 5. Extra capacitance caused false short-circuit

#### 7.3.5.9 On-Demand Off-State Invisible Diagnostics


It is commonly required to ensure there is no fault on each LED load before lighting them up, especially for LED animation. Otherwise, the LED fault is detected in the middle of the admiration pattern, which results a random and uncertain failure animation pattern. The TPS929120-Q1 provides a solution to diagnose the LED opencircuit or LED short-circuit fault without lighting up the LEDs. With this feature, the master controller can initiate the on-demand invisible diagnostics before commencing the animation sequence. If one of the channel fails, the device is able to detect it immediately instead of only when the fault channel is turned on in traditional diagnostics mode. To initiate the on-demand invisible diagnostics, the master controller writes register CONF\_INVDIAGSTART to 1. The register CONF\_INVDIAGSTART returns to 0 automatically in the next clock cycle. Once the diagnostics started, the on-demand diagnostics ready flag FLAG\_ODREADY is cleared to 0. Once the diagnostics finished, the FLAG\_ODREADY is set to 1. If any channel has output failures, its on-demand diagnostic flag FLAG\_ODDIAGCHx is set 1.

To ensure the invisibility of the diagnostics, the TPS929120-Q1 outputs only a small DC current in short period to each output channel and detects if there is any LED open-circuit or LED short-circuit failures. The output DC current  $I_{(ODIOUT)}$  can be adjusted to a proper value by setting the DC current CONF\_ODIOUT and ignoring the DC current setup by register CONF\_IOUTx. The pulse-width  $T_{(ODPW)}$  of output DC current can be programmable by CONF\_ODPW and neglecting duty cycle configuration by register CONF\_PWMOUTx. At the end of the current output pulse, if there is any LED open-circuit fault as  $\frac{\tau}{2}\frac{\gamma}{2}\frac{\gamma}{3}\frac{\gamma}{3}.5.7$  described, the TPS929120-Q1



pulls the ERR pin down with one pulsed current sink for 50 µs to report fault and set flag registers including FLAG\_OPENCHx, FLAG\_OUT and FLAG\_ERR to 1. If there is any LED short-circuit fault as 22227.3.5.8 described, the TPS929120-Q1 pulls the ERR pin down with one pulsed current sink for 50 µs to report fault and set flag registers including FLAG\_SHORTCHx, FLAG\_OUT and FLAG\_ERR to 1. The master controller must write 1 to CLR\_FAULT register to clear fault flags after the fault removal is verified by another on-demand off-state invisible diagnostics. TI recommends turning off all output channels by set CONF\_ENCHx to 0 before invisible diagnostics.

For invisible diagnostics mode, it is required to have a short-pulse and low output current to avoid lighting up LEDs. However, the diagnostics are strongly affected by large loading capacitance. If the invisible diagnostics pulse failed to charge output capacitance above short-circuit threshold, the device reports a false short-circuit failure. If pulse failed to charge output above open-circuit threshold at maximum supply voltage, the device does not report open-circuit fault correctly. Thus, the DC current and period of the detection pulse must be carefully selected based on the capacitance value at output in real application.



27-4. Programmable Invisible Diagnostics Timing Sequence

# 7.3.5.10 On-Demand Off-State Single-LED Short-Circuit (SS) Diagnostics

To provide single-LED short-circuit diagnostics, the TPS929120 uses internal ADC to compare the output channel voltage with respect to pre-set threshold  $V_{(ADCSHORTTH)}$ .

Setting the register CONF\_SSSTART to 1 starts the diagnostics immediately. The CONF\_SSSTART returns to 0 in the next clock cycle. Once the diagnostics starts, the on-demand diagnostics ready flag FLAG\_ODREADY are cleared to 0. Once the diagnostics finished, the FLAG\_ODREADY are set to 1.

In off-state single-LED short-circuit diagnostics, once the master controller initiates single-LED short-circuit diagnostics by setting the register CONF\_SSSTART, the device sequentially turns on all outputs starting from OUT0 with DC current  $I_{(ODIOUT)}$  programed by register CONF\_ODIOUT and pulse width  $T_{(ODPW)}$  programmable by CONF\_ODPW. At the end of pulse, the device initiates an AD conversion. As long as the completion of ADC conversion, the result are compared with pre-set threshold  $V_{(ADCSHORTTH)}$  and start the diagnostics for the next channel. After all channels have been checked, the TPS929120-Q1 also checks if the supply voltage is over  $V_{(ADCLOWSUPTH)}$  to make sure the device is not in low-dropout conditions. If the supply voltage is truly lower than  $V_{(ADCLOWSUPTH)}$ , the single-LED short-circuit fault cannot be detected and reported. If the supply voltage is high enough, and any one channel output voltage is less than pre-set threshold  $V_{(ADCSHORTTH)}$ , the TPS92910-Q1 pulls the ERR pin down with pulsed current sink for 50 µs to report fault and set the flag register including FLAG\_ODDIAGCHx, FLAG\_OUT and FLAG\_ERR to 1. The master controller must write 1 to CLR\_FAULT register to clear the fault flags after fault removal is verified by another on-demand off-state single-LED short-circuit diagnostic.

The configurable DC current  $I_{(ODIOUT)}$  and pulse width  $T_{(ODPW)}$  can be used to minimize the optical impact during on-demand diagnostics. TI recommends using the normal current setting and short pulse-width to avoid visible pulse; however, the parasitic capacitance impact at each output must taken care of to leave enough charging time and avoid false alarm. Low DC current setting also reduces LED forward voltage, which also affects the

TEXAS INSTRUMENTS www.tij.co.jp


integrity of the detection. Thus the threshold set by CONF\_ADCSHORTTH must be selected carefully. Setting CONF\_ODIOUT to 0xFh uses the channel current setting by register CONF\_IOUTx as on-demand pulse current.

The V(ADCSHORTTH) can be calculated with Equation 7.

$$V_{(ADCSHORTTH)} = a + k \times (CONF_ADCSHORTTH)$$

where

- a = 0.0673 V
- k = 0.0804 V/LSB
- CONF ADCSHORTTH is decimal number from 0 to 255.



27-5. Single-LED Short-Circuit Off-state Timing Sequence

# 7.3.5.11 Automatic Single-LED Short-Circuit (AutoSS) Detection in Normal State

In order to check LED single-LED short-circuit issue during lighting up, the TPS929120-Q1 also provides automatically single-LED short-circuit (AutoSS) diagnostic. Setting the register CONF\_AUTOSS to 1 enables the scanning of each current out channel at the beginning of every PWM cycle. The AutoSS detection takes two PWM cycles to complete scanning. The channel OUT0 to OUT5 are scanned in first cycle and the OUT6 to OUT11 are scanned in second cycle as depicted in  $\boxtimes$  7-6.

On PWM rising edge, the device waits for a programmable delay  $T_{(ODPW)}$  programmable by CONF\_ODPW to allow output voltage settle and start AD conversion. The minimal pulse width of PWM must be longer than programmable delay  $T_{(ODPW)}$  plus 6 times AD conversion time  $T_{(CONV)}$  to make sure 6 output channels can be scanned in one PWM cycle. The TPS929120-Q1 checks low-supply warning to avoid reporting the single-LED short-circuit fault by mistake in low-dropout mode. If the supply voltage is truly lower than  $V_{(ADCLOWSUPTH)}$ , the single-LED short-circuit fault cannot be detected and reported. If the supply voltage is high enough, and any one channel output voltage is less than pre-set threshold  $V_{(ADCSHORTTH)}$ , the TPS92910-Q1 pulls ERR pin down with pulsed current sink for 50 µs to report fault and set the flag register including FLAG\_ODDIAGCHx, FLAG\_OUT and FLAG\_ERR to 1. The master controller must write 1 to CLR\_FAULT register to clear the fault flags. The single-LED short circuit threshold  $V_{(ADCSHORTTH)}$  is programmable by CONF\_ADCSHORTTH. If any channel is disabled by CONF\_ENCHx to 0, the AutoSS diagnostics skips the channel.

During the single-led short-circuit diagnostics, the ADC keeps the on-demand ADC conversion request pending until single-led short-circuit diagnostics finished. TI does not recommend using external PWM inputs when AutoSS is required to avoid false diagnostics.

When CONF\_AUTOSS is set to 1, selecting MAXOUT by writing 05h to CONF\_ADCCH automatically outputs the ADC conversion result to register ADC\_OUT for the output channel with the highest voltage in all scanned



channels. The master controller can adjust the previous power stage output voltage based on the voltage difference read back from register ADC\_SUPPLY and ADC\_OUT to minimize the voltage drop on the TPS929120-Q1 as well as temperature rising if the output voltage of previous power stage is programmable by digital interface.





図 7-6. Single-LED Short-Circuit On-state Diagnostics Timing Sequence

# 7.3.5.12 EEPROM CRC Error in Normal State

The TPS929120-Q1 implements a EEPROM CRC check after loading the EEPROM code to configuration register in normal state. The calculated CRC result is sent to register CALC\_EEPCRC and compared to the data in EEPROM register EEP\_CRC, which stores the CRC code for all EEPROM registers. If the code in register CALC EEPCRC is not matched to the code in register EEP CRC, the TPS929120-Q1 pulls the ERR pin down with pulsed current sink for 50 µs to report the fault and set the registers including FLAG EEPCRC and FLAG ERR to 1. The master controller must write CLR FAULT to 1 to clear the fault flags. The CRC code for all the EEPROM registers must be burnt into EEPROM register EEP\_CRC in the end of production line. The CRC code algorithm for multiple bytes of binary data is based on the polynomial,  $X^8 + X^5 + X^4 + 1$ . The CRC code contain 8 bits binary code, and the initial value is FFh. As described in 🗵 7-7, all bits code shift to MSB direction for 1 bit with three exclusive-OR calculation. A new CRC code for one byte input could be generated after repeating the 1 bit shift and three exclusive-OR calculation for 8 times. Based on this logic, the CRC code can be calculated for all the EEPROM register byte. When the EEPROM design for production is finalized, the corresponding CRC code based on the calculation must be burnt to EEPROM register EEP CRC together with other EEPROM registers in the end of production line. If the DC current for each output channel needs to be calibrated in the end of production for different LED brightness bin, the CRC code for each production devices must be calculated independent and burnt during the calibration. The CRC algorithm must be implemented into the LED calibration system in the end of production line.







FAULT TYPE	DETECTION CRITERIA	CONDITIONS	FAULT ACTIONS	FAULT OUTPUT	ERR PIN	RECOVERY
Supply UVLO	V <sub>(SUPPLY)</sub> < V <sub>(POR_falling)</sub> or V <sub>(LDO)</sub> < V <sub>(LDO_POR_falling)</sub>		Device switch to POR state	FLAG_POR FLAG_ERR	Constant pulled down	Device switch to INIT state when all voltage rails are good. Clear fault flag with CLR_POR
Low-supply warning	$V_{(SUPPLY)} < V_{(ADCLOWSUPTH)}$		Disable fault type *	FLAG_ADCLOWSUP FLAG_ERR	One pulse pulled down for 50 µs	Clear fault flag with CLR_FAULT
Reference fault	V <sub>(REF)</sub> < V <sub>(REF_SHORT_th)</sub> or I <sub>(REF)</sub> < I <sub>(REF_OPEN_th)</sub>		No action	FLAG_REF FLAG_ERR (Maskable)	Constant pulled down (maskable)	Clear fault flag with CLR_FAULT
Pre-thermal warning	$T_{(J)} > T_{(PRETSD)}$		No action	FLAG_PRETSD	One pulse pulled down for 50 µs	Clear fault flag with CLR_FAULT
Overtemperature protection	T <sub>(J)</sub> > T <sub>(TSD)</sub>		Turn off all channels	FLAG_TSD FLAG_ERR (Maskable)	Constant pulled down (maskable)	Automatically recover upon junction temperature falling below threshold with hysteresis. Clear fault flag with CLR_FAULT
Communication loss fault	T <sub>(WDTIMER)</sub> overflows		Enter fail-safe states	FLAG_FS	No action	Set CLR_FS to 1 to set the device to normal state
LED open-circuit fault *	$V_{(SUPPLY)} - V_{(OUTx)} < V_{(OPEN_th_rising)}$ and $V_{(SUPPLY)} > V_{(ADCLOWSUPTH)}$	$\begin{array}{l} PWM \mbox{ pulse width greater than} \\ T_{(ODFW)} + T_{(OPEN\_deg)} \\ CONF\_ENCHx = 1 \\ CONF\_DIAGENCHx = 1 \end{array}$	No action	FLAG_OPENCHx FLAG_OUT (Maskable) FLAG_ERR (Maskable)	One pulse pulled down for 50 µs (maskable)	Clear fault flag with CLR_FAULT
LED short-circuit fault	V <sub>(OUTx)</sub> < V <sub>(SG_th_rising)</sub>	PWM pulse width greater than T <sub>(ODPW)</sub> + T <sub>(SHORT_deg)</sub> CONF_ENCHx = 1 CONF_DIAGENCHx = 1	No action	FLAG_SHORTCHx FLAG_OUT (Maskable) FLAG_ERR (Maskable)	One pulse pulled down for 50 µs (maskable)	Clear fault flag with CLR_FAULT
On-demand off-state invisible diagnostic	LED Open-circuit or LED Short-circuit fault	Pulse Width: $T_{(ODPW)}$ Current: $I_{(ODIOUT)}$ CONF_ENCHx = 0 CONF_DIAGENCHx = 1 CONF_INVDIAGSTART = 1	No action	FLAG_ODREADY FLAG_ODDIAGCHx FLAG_OUT FLAG_ERR	One pulse pulled down for 50 μs	Clear fault flag with CLR_FAULT
On-demand off-state single-LED Short- circuit *	V <sub>(OUTx)</sub> < V <sub>(ADCSHORTTH)</sub> and V <sub>(SUPPLY)</sub> > V <sub>(ADCLOWSUPTH)</sub>	Pulse Width: $T_{(ODPW)}$ Current: $I_{(ODIOUT)}$ CONF_ENCHx = 0 CONF_DIAGENCHx = 1 CONF_SSSTART = 1	No action	FLAG_ODREADY FLAG_ODDIAGCHx FLAG_OUT FLAG_ERR	One pulse pulled down for 50 μs	Clear fault flag with CLR_FAULT
Auto single-LED short circuit *	V <sub>(OUTx)</sub> < V <sub>(ADCSHORTTH)</sub> and V <sub>(SUPPLY)</sub> > V <sub>(ADCLOWSUPTH)</sub>	PWM pulse width greater than $T_{(ODPW)}$ + 6 <sup>+</sup> $T_{(CONV)}$ CONF_ENCHx = 1 CONF_DIAGENCHx = 1 CONF_AUTOSS = 1	No action	FLAG_ODDIAGCHx FLAG_OUT FLAG_ERR	One pulse pulled down for 50 μs	Clear fault flag with CLR_FAULT
EEPROM CRC error	CALC_EEPCRC is different EEP_CRC		No action	FLAG_EEPCRC FLAG_ERR (Maskable)	One pulse pulled down for 50 µs (maskable)	Clear fault flag with CLR_FAULT

# 表 7-3. Diagnostics Table in Normal State



### 7.3.6 Diagnostic and Protection in Fail-Safe States

In fail-safe state, the TPS929120-Q1 also detects all failures and reports the status out by ERR or FLAG registers. The summary of the fault detection criteria and the device behavior after fault detected is listed in 表 7-4. Basically the TPS929120-Q1 actively takes the action to turn off the failed output channels, retry on the failed channels, or restart the device to keep device operating without controlled by master. The EEPROM register EEP\_OFAF can be used to set the fault behavior for LED short-circuit and LED open-circuit. The one-fails-all-fail behavior is selected when the register EEP\_OFAF is burnt to 1; otherwise the one-fails-others-on behavior is chosen. The TPS929120-Q1 turns off all output channels when any one type of LED fault is detected on any one of output channels for one-fails-all-fail behavior. On the other hand, the TPS929120-Q1 only turns off the failed channel and keep all other normal channels on.

In fail-safe state, the fault flag registers of TPS929120-Q1 still can be accessed through FlexWire interface for master controller to identify the fault.

#### 7.3.6.1 Fault Masking

The TPS929120-Q1 provides fault masking capability by masking registers. The device is capable of masking faults by channels or by fault types. The fault masking doe not disable diagnostics features but only prevents fault reporting to FLAG\_OUT register, FLAG\_ERR register, and ERR output.

To disable diagnostics on a single channel, setting CONF\_DIAGENCHx registers to 0 disables diagnostics of channel x and thus no fault of this channel is reported to FLAG\_OUT, FLAG\_ERR registers, and ERR output.

CONF\_MASKREF prevents the reference fault being reported to FLAG\_ERR and ERR output.

CONF\_MASKOPEN prevents the output open-circuit fault being reported to FLAG\_OUT, FLAG\_ERR and ERR output.

CONF\_MASKSHORT prevents the output short-circuit fault being reported to FLAG\_OUT, FLAG\_ERR and ERR output.

CONF\_MASKTSD prevents the overtemperature shutdown fault being reported to FLAG\_ERR and ERR output.

CONF\_MASKCRC prevents the CRC fault being reported to FLAG\_ERR and ERR output.

#### 7.3.6.2 Supply UVLO Diagnostics in Fail-Safe States

When SUPPLY or VLDO voltage drops below its UVLO threshold, the device enter into POR state. Upon voltage recovery, the device automatically switches to INIT state with FLAG\_POR and FLAG\_ERR set to 1.

#### 7.3.6.3 Low-supply Warning Diagnostics in Fail-Safe states

The internal ADC of TPS92910-Q1 continuously monitors supply voltage and compares the results with internal threshold  $V_{(ADCLOWSUPTH)}$  set by CONF\_ADCLOWSUPTH as described in *Register Maps*. If the supply voltage is lower than threshold, the device sets flag registers including FLAG\_ADCLOWSUP and FLAG\_ERR to 1. Master controller can write register CLR\_FAULT to 1 to reset this flag, and the CLR\_FAULT bit automatically returns to 0. The internal ADC monitors supply voltage and converters to 8-bit binary code in every conversion cycle  $T_{(CONV)}$  when it is in idle.

After each AD conversion cycle time on supply, the ADC\_SUPPLY is automatically updated with the latest result.

#### 7.3.6.4 Reference Diagnostics at Fail-Safe States

The TPS929120-Q1 integrates diagnostics for REF resistor open/short fault. If the current output from REF pin  $I_{(REF)}$  is lower than  $I_{(REF_OPEN_th)}$ , the reference resistor open-circuit fault is reported. Or the reference resistor short-circuit fault is reported if the voltage of REF pin  $V_{(REF)}$  is lower than  $V_{(REF_SHORT_th)}$ . The device pulls ERR pin down with constant current sink and set flag registers including FLAG\_REF and FLAG\_ERR to 1.

In fail-safe state, the device turns off all output channels if reference fault is detected. The device automatically recovers and turns on all used channel after fault removal. The master controller need send CLR\_FAULT to clear the flag register after fault removal.

#### Copyright © 2022 Texas Instruments Incorporated



The TPS929120-Q1 monitors the reference current  $I_{(REF)}$  set by external resistor  $R_{(REF)}$ . The  $I_{(REF)}$  can be calculated with Equation 6.

### 7.3.6.5 Overtemperature Protection in Fail-Safe State

When the junction temperature  $T_{(J)}$  of TPS929120-Q1 rises above overtemperature protection threshold, the device shuts down all output drivers, pulls  $\overline{ERR}$  pin low with constant current sink, and sets flag register including FLAG\_TSD and FLAG\_ERR to 1. When junction temperature falls below  $T_{(TSD)} - T_{(TSD_HYS)}$ , the device resumes all outputs and releases  $\overline{ERR}$  pin pulldown. The FLAG\_TSD still can be cleared by writing CLR\_FAULT to 1.

If the  $T_{(J)}$  rises too high above 180°C typically, the TPS929120-Q1 turns off the internal linear regulator to shutdown all the analog and digital circuit. When the  $T_{(J)}$  drops below  $T_{(TSD)} - T_{(TSD_HYS)}$ , the TPS929120-Q1 restarts from POR state with all the registers cleared to default value.

### 7.3.6.6 LED Open-circuit Diagnostics in Fail-Safe State

The TPS929120-Q1 integrates LED open-circuit diagnostics to allow users to monitor LED status in real time. The device monitors voltage difference between SUPPLY and OUTx to detect if there is any open-circuit failure. The SUPPLY voltage is also monitored by on-chip ADC with programmable threshold to detect if supply voltage is high enough for open-circuit diagnostics.

The open-circuit monitor is only enabled during PWM-ON state with minimal pulse width greater than  $T_{(ODPW)} + T_{(OPEN\_deg)}$ . If PWM on-time is less than  $T_{(ODPW)} + T_{(OPEN\_deg)}$ , the device does not report any open-circuit fault.  $T_{(ODPW)}$  is programmable by register CONF\_ODPW.

When the voltage difference  $V_{(SUPPLY)} - V_{(OUTx)}$  is below threshold  $V_{(OPEN\_th\_rising)}$  with duration longer than  $T_{(ODPW)} + T_{(OPEN\_deg)}$  and the device supply voltage  $V_{(SUPPLY)}$  is above the threshold  $V_{(ADCLOWSUPTH)}$  set by register CONF\_ADCLOWSUPTH, the TPS929120-Q1 turns off the current output on the open-circuit channel, pulls ERR pin down with constant current sink to report fault and sets the flag registers including FLAG\_OPENCHx, FLAG\_OUT and FLAG\_ERR to 1. If the device supply voltage  $V_{(SUPPLY)}$  is below the threshold  $V_{(ADCLOWSUPTH)}$  set by register CONF\_ADCLOWSUPTH, open-circuit fault are not detected and reported. If any channel is disabled by CONF\_ENCHx to 0, the LED open-circuit diagnostics skip the channel. If one-fails-all-fail protection is enabled by setting EEPROM register EEP\_OFAF to 1, all the used output channels are turned off even though the LED open-circuit is only detected on one channel. If one-fails-all-fail protection is disabled by Setting EEPROM register EEP\_OFAF to 1, all the used output channels are turned off.

In fail-safe states, the TPS929120-Q1 retries the failed channel with low-current retry pulses every 10 ms. The pulse width  $T_{(ODPW)}$  is programmable by CONF\_ODPW, and the retry current is set by CONF\_ODIOUT. If the retry is succeed, the device automatically releases the ERR pin and clear the flag registers. If the CONF\_DIAGENCHx is set to 0, the open-circuit fault is ignored.

Possible user case:

- 1. Supply voltage dip below threshold, triggering false open-circuit fault.
- 2. Real LED open-circuit and recover
- 3. Extra capacitance caused false open-circuit.
- 4. Dutycycle too short to detect
- 5. Sequential Turn Error Detection. Only on-time diagnostics only.
- 6. Off-state diagnostics?

#### 7.3.6.7 LED Short-circuit Diagnostics in Fail-safe State

The TPS929120-Q1 has internal analog comparators to monitor all channel outputs with respect to a fixed threshold. If the device has detected channel voltage below threshold, it sets FLAG\_SHORTCHx accordingly. The FLAG\_OUT and FLAG\_ERR are set as well.

The short-circuit detection is only enabled during PWM-ON state with programmable minimal pulse width of  $T_{(ODPW)} + T_{(SHORT\_deg)}$ . The  $T_{(ODPW)}$  is programmable by register CONF\_ODPW. If PWM on-time is less than  $T_{(ODPW)} + T_{(SHORT\_deg)}$ , the device cannot report any short-circuit fault. When the voltage  $V_{(OUTx)}$  is below



threshold  $V_{(SG\_th\_rising)}$  with duration longer than deglitch timer length of  $T_{(ODPW)} + T_{(SHORT\_deg)}$ , the device turns off the current output on the LED short-circuit channels, pulls the ERR pin down with constant current sink to report fault, and sets flag registers including FLAG\_SHORTCHx, FLAG\_OUT and FLAG\_ERR. If any channel is disabled by CONF\_ENCHx to 0, the LED short-circuit diagnostics skip the channel. If one-fails-all-fail protection is enabled by setting EEPROM register EEP\_OFAF to 1, all the used output channels are turned off even though the LED short-circuit is only detected on one channel. If one-fails-all-fail protection is disabled by setting EEPROM register EEP\_OFAF to 0, only failed channels are turned off.

In fail-safe states, the TPS929120-Q1 retries the failed channel with a low-current retry pulses in every 10 ms. The pulse width  $T_{(ODPW)}$  is programmable by CONF\_ODPW, and the retry current is set by CONF\_ODIOUT. If the retry is succeed, the device turns on the channel current, automatically release the ERR pin and clears the flag registers. If the CONF\_DIAGENCHx is set to 0, the short-circuit fault is ignored.

Possible user case:

- 1. Supply voltage dip below threshold, triggering false single led short-circuit fault.
- 2. LED short to ground and recover
- 3. LED single LED short and recover
- 4. Dutycycle too short to detect
- 5. Extra capacitance caused false short-circuit

### 7.3.6.8 EEPROM CRC Error in Fail-safe State

The TPS929120-Q1 automatically reloads all EEPROM code into the corresponding configuration registers every time after entering the fail-safe state. The TPS929120-Q1 implements a EEPROM CRC check after loading the EEPROM code to configuration register in fail-safe state. The calculated CRC result are sent to register CALC\_EEPCRC and compared to the data in EEPROM register EEP\_CRC, which stores the CRC code for all EEPROM registers. If the code in register CALC\_EEPCRC is not matched to the code in register EEP\_CRC, the TPS929120-Q1 turns off all channels output, pulls the ERR pin down with constant current sink to report the fault, and sets the registers including FLAG\_EEPCRC and FLAG\_ERR to 1. The CRC code for all the EEPROM registers must be burnt into EEPROM register EEP\_CRC in the end of production line. The CRC code algorithm is described in *EEPROM CRC Error in Normal State*.



FAULT TYPE	DETECTION CRITERIA	CONDITIONS	FAULT ACTIONS	FAULT OUTPUT	ERR PIN	RECOVERY
Supply UVLO	V <sub>(SUPPLY)</sub> < V <sub>(POR_falling)</sub> or V <sub>(LDO)</sub> < V <sub>(LDO_POR_falling)</sub>		Device switch to POR state	FLAG_POR FLAG_ERR Automatically clears flag register and recover upon fault removal.	Constant pulled down	Device switch to INIT state when all voltage rails are good. Clear fault flag with CLR_POR
Low-supply warning	$V_{(SUPPLY)} < V_{(ADCLOWSUPTH)}$		Disable fault type *	FLAG_ADCLOWSUP FLAG_ERR	No action	Automatically clear fault flags when supply voltage is above threshold.
Reference fault	$V_{(REF)} < V_{(REF\_SHORT\_th)}$ or $I_{(REF)} < I_{(REF\_OPEN\_th)}$		Turn off all channels	FLAG_REF FLAG_ERR (maskable)	Constant pulled down (maskable)	Automatically recover, release ERR and clear fault flags upon fault removal.
Overtemperature protection	$T_{(J)} > T_{(TSD)}$		Turn off all channels	FLAG_TSD FLAG_ERR (maskable)	Constant pulled down (maskable)	Automatically recover, release ERR and clear fault flags upon fault removal.
LED open-circuit fault *	$V_{(SUPPLY)} - V_{(OUTx)} < V_{(OPEN\_th\_rising)}$ and $V_{(SUPPLY)} > V_{(ADCLOWSUPTH)}$	$\begin{array}{l} \text{PWM pulse width greater than} \\ T_{(\text{ODPW})} + T_{(\text{OPEN\_deg})} \\ \text{CONF\_ENCHx} = 1 \\ \text{CONF\_DIAGENCHx} = 1 \end{array}$	Turn off the failed channels and retries every 10ms	FLAG_OPENCHx FLAG_OUT (maskable) FLAG_ERR (maskable)	Constant pulled down (maskable)	Automatically recover, release ERR and clear fault flags upon fault removal.
LED short-circuit fault	$V_{(OUTx)} < V_{(SG_th_rising)}$	PWM pulse width greater than T <sub>(ODPW)</sub> + T <sub>(SHORT_deg)</sub> CONF_ENCHx = 1 CONF_DIAGENCHx = 1	Turn off the failed channels and retries every 10ms	FLAG_SHORTCHx FLAG_ERR (maskable) FLAG_OUT (maskable)	Constant pulled down (maskable)	Automatically recover, release ERR and clear fault flags upon fault removal.
EEPROM CRC error	CALC_EEPCRC is different EEP_CRC		Turn off all channels	FLAG_EEPCRC FLAG_ERR (maskable)	Constant pulled down (maskable)	Automatically recover, release ERR and clear fault flags upon fault removal.

# 表 7-4. Diagnostics Table in Fail-safe State



# 7.4 Device Functional Modes




図 7-8. Device Functional Mode Statemachine

## 7.4.1 POR State

Upon power up, the TPS929120-Q1 enters power-on-reset (POR) state. In this mode, registers are cleared, outputs are disabled, and the device cannot be accessed through the FlexWire interface.

Once both the supply and LDO are above their UVLO threshold, the device switches to Initialization state (INIT). If any of the supply fails below UVLO threshold in other states, the device immediately switches to POR state.

### 7.4.2 Initialization State

The initialization state is designed to allow master controller to have enough time to power up before the device automatically gets into fail-safe states. INIT mode has a configurable delay programmed by 4-bit E<sup>2</sup>PROM register EEP\_INITTIMER. Once the delay counter is reached, the device changes to normal state. In INIT state, the communication between master controller and the TPS929120-Q1 is enabled through FlexWIre interface. If the master controller sets CLR\_POR to 1, the device immediately switches to normal state. In Initialization state, device automatically load register map default values, which can be programmed by E<sup>2</sup>PROM. The channel enable register CONF\_ENCHx are all 0 to avoid unwanted blinking.

### 7.4.3 Normal State

Once the TPS929120-Q1 is in normal state, the device operates under master control for LED animation and diagnostics using a FlexWire interface. The TPS929120-Q1 integrates a watchdog timer to monitor the communication on FlexWire. The watchdog timer is programable by a 4-bit register CONF\_WDTIMER for 13 options. The timer in TPS929120-Q1 starts to count when there is no instruction received from master controller. The TPS929120-Q1 enters fail-safe states when the timer overflows. The device can be also forced into fail-safe states anytime in normal state by setting CONF\_FORCEFS to 1.

### 7.4.4 Fail-Safe States

When the TPS929120-Q1 is entering fail-safe states from normal state, all the registers are set to default value or reloaded from EEPROM. The TPS929120-Q1 provides two sets of channel enable configuration in fail-safe states, programmable by EEP\_FS0CHx and EEP\_FS1CHx. In fail-safe state 0, the channel-enable register



CONF\_ENCHx automatically loads code from EEP\_FS0CHx; in fail-safe state 1, the channel-enable register CONF\_ENCHx automatically loads code from EEP\_FS1CHx. The fail-safe state is selective by FS pin voltage. The fail-safe state 1 is selected by pulling the FS pin to high, otherwise the fail-safe state 0 is selected. The flag register FLAG\_EXTFS shows the FS input level at real-time. If FS pin input voltage is logic high, the FLAG\_EXTFS is set to 1.The device does not reset diagnostics status or FLAG registers when switching between two fail-safe states.

Setting CONF\_FORCEFS to 1 forces the device into fail-safe state from normal state. The TPS929120-Q1 can quit from fail-safe state to normal state by setting CLR\_FS to 1 with FLAG registers cleared. The CONF\_CLRLOCK register is automatically set to 1 when the TPS929120-Q1 goes into the fail-safe state to prevent the modification of configuration register by mistake. To get out of fail-safe states to normal state, CONF\_CLRLOCK register must be cleared to 0 before setting CLR\_FS to 1.

The fail-safe states also allows the TPS929120-Q1 operating as standalone device without master controlling in the system. The ERR pin is used as fault indicator to achieve one-fails-all-fail or one-fails-others-on diagnostics requirement. When low quiescent current in fault mode is required, all channels must be set as one-fails-all-fail. In this case, if fault is triggered, the device goes into low current fault mode and disables FlexWire interface to save quiescent current.

### 7.4.5 Program State

The TPS929120-Q1 can enter EEPROM program state by pulling up the REF pin voltage to 5 V or writing multiple configuration registers to enter EEPROM program state. The TPS929120-Q1 ignores diagnostics and fault input except supply or LDO UVLO and overtemperature protection in EEPROM program state. Refer to *EEPROM Programming* for details of getting into program state.

### 7.4.6 Programmable Output Failure State

The TPS929120-Q1 has a unique programmable output failure state. If there is a failure detected in fail-safe states, the TPS929120-Q1 automatically goes into OUTFAIL state. The EEPROM register EEP\_OFAF determines whether the result behavior of output failure is one-fails-all-fail or one-fails-others-on.

As different channels may serve different functions, diagnostics requirements are different as well. CONF\_DIAGENCHx is able to control diagnostics for every channel. For channels that requires one-fails-all-fail with ERR pin as the fault bus, the fault enable register CONF\_DIAGENCHx must be set to 1 and EEP\_OFAF to 1. For channels that requires one-fails-others-on in fail-safe states, the fault enable register CONF\_DIAGENCHx must be set 1 and EEP\_OFAF to 0. In case the channel diagnostics is not needed, set the CONF\_DIAGENCHx to 0. Details as described in  $\frac{1}{2}$  7-5. The register CONF\_DIAGENCHx automatically loads the code from EEPROM register EEP\_DIAGENCHx as well as other configuration registers every time entering fail-safe state.

### 7.4.7 ERR Output

The  $\overline{\text{ERR}}$  pin is a programmable fault indicator pin. It can be used as an interrupt output to master controller in case there is any fault in normal mode. In fail-safe states, the  $\overline{\text{ERR}}$  pin can be used as an output to other  $\overline{\text{ERR}}$  pin of other TPS929120-Q1 to realize one-fails-all-fail at system level. The  $\overline{\text{ERR}}$  pin is a open-drain output with current limit up to  $I_{(pd\_\text{ERR})}$ . TI recommends a <10-k $\Omega$  external pullup resistor from the  $\overline{\text{ERR}}$  pin to the same IO voltage of master controller.

In normal state, when a fault is triggered, depending on the fault type, the  $\overline{\text{ERR}}$  pin is either pulled down constantly or pulled down for a single pulse. Once an  $\overline{\text{ERR}}$  output is triggered, the master controller must take action to deal with the failure and reset the fault flag. Otherwise the  $\overline{\text{ERR}}$  pin cannot be pulled down again. For non-critical faults, the TPS929120-Q1 pulls down the  $\overline{\text{ERR}}$  pin with a duration of 50 µs and release; for critical faults, device constantly pulls down  $\overline{\text{ERR}}$  as described in  $\frac{\pi}{7}$  7-3. In normal state, basically the TPS929120-Q1 only reports the faults to the master controller for most of the failure and takes no actions except supply or LDO UVLO and overtemperature. The master controller determine what action to take according to the type of the failure.

The TPS929120-Q1 provides a forced-error feature to validate the error feedback-loop integrity in normal state. In normal state, if microcontroller sets CONF\_FORCEERR to 1, the FLAG\_ERR is set 1 and pulls down ERR output with a pulse of 50 µs accordingly. The CONF\_FORCEERR automatically returns to 0.



In fail-safe states, the ERR pin is used as fault bus. When there is any output failure reported, the ERR is pulled down by internal current sink  $I_{(pd\_ERR)}$ . The TPS929120-Q1 monitors the voltage of the ERR pin. If the one-fails-all-fail diagnostics is enabled by setting register EEP\_OFAF to 1, all current output channels are turned off, as well as diagnostics, when the ERR pin voltage is low. If register EEP\_OFAF is 0, the device only turns off the failed channel with alive channels diagnostics enabled.

	EEP_OFAF = 1	EEP_OFAF = 0				
ERR = 0	All OUT channel OFF if any one OUT failure is detected	Only detected failed OUT OFF				
ERR = 1	Only failed OUT OFF	Only detected failed OUT OFF				

#### 表 7-5. One-Fails-All-Fail Feature in Fail-safe States

If multiple TPS929120-Q1 devices are used in one application, tying the  $\overline{\text{ERR}}$  pins together achieves the one-fails-all-fail behavior in fail-safe states without master controlling. Any one of TPS929120-Q1 reports fault by pulling the  $\overline{\text{ERR}}$  pin to low, and the low voltage on  $\overline{\text{ERR}}$  bus is detected by other TPS929120-Q1 as  $\boxtimes$  7-9 illustrated. If the register  $\overline{\text{EEP}}$ \_OFAF is set to 1 for all TPS929120-Q1 devices having the  $\overline{\text{ERR}}$  pins tied together, all TPS929120-Q1 devices turn off current for all output channels.




図 7-9. ERR Internal Block Diagram

### 7.4.8 Register Default Data

The TPS929120-Q1 has two types of configuration registers. The registers address between 00h to 0Bh, 20h to 2Bh and 50h to 5Bh, have the almost same set of EEPROM mirror registers from 80h to 8Bh, A0h to ABh and C0h to CBh. These registers load the code from the corresponding EEPROM registers by the following operations:

- The TPS929120-Q1 starts from POR.
- The TPS929120-Q1 restarts from supply or LDO UVLO triggered.
- The TPS929120-Q1 enters fail-safe mode by watchdog timer timeout.
- Writing CONF\_FORCEFS to 1 to force TPS929120-Q1 into fail-safe mode.
- Writing CLR\_REG to 1 to reset all registers to default code.
- Writing CONF\_EEPREADBACK to 1 to reload all registers from corresponding EEPROM.



For other configuration registers without corresponding EEPROM are cleared to default values by following operations:

- The TPS929120-Q1 starts from POR.
- The TPS929120-Q1 restarts from supply or LDO UVLO triggered.
- The TPS929120-Q1 enters fail-safe mode by watchdog-timer timeout.
- Writing CONF\_FORCEFS to 1 to force TPS929120-Q1 into fail-safe mode.
- Writing CLR\_REG to 1 to reset all registers to default code.



# 7.5 Programming

## 7.5.1 FlexWire Protocol

## 7.5.1.1 Protocol Overview

The FlexWire is a UART-based protocol supported by most microcontroller units (MCU), Each frame contains multiple bytes started with a synchronization byte. The synchronization byte allow LED drivers to synchronize with master MCU frequency, therefore saving the extra cost on high precision oscillators that are commonly used in UART / CAN interfaces. Each byte has 1 start bit, 8 data bits, 1 stop bit, no parity check. The LSB data follows the start bit as  $\boxed{27}$  7-10 described. The FlexWire supports adaptive communication frequency ranging from 10kHz to 1MHz. The protocol supports master-slave with star-connected topology.




## 図 7-10. One Byte Data Structure

The FlexWire is designed robust for automotive environment. Once the slave device receives a communication frame, it firstly verifies its CRC byte. Only when CRC is verified, the slave device sends out response frame and clears the watchdog timer. In addition, if one communication frame is interrupted in the middle without any bus toggling for a period longer than timeout timer  $T_{(FLTIMEOUT)}$ , the TPS929120-Q1 resets the communication and wait for next communication starting from synchronization byte. It is also required for idle period between bytes within  $T_{(FLTIMEOUT)}$ . The timeout timer  $T_{(FLTIMEOUT)}$  is programmable by configuration register CONF\_FLTIMEOUT. TI recommends using a longer timeout setting for low baud rate communication to avoid unintended timeout and using a shorter timeout setting for high baud rate communication.

If communication CRC check fails, the TPS929120-Q1 ignores the message without sending the feedback. The master does not receive any feedback if the communication is unsuccessful. In this case, the communication can be reset by keeping communication bus idle for  $T_{(FLTIMEOUT)}$ , which forces the TPS929120-Q1 to clear its cache and be ready for new communication.

FlexWire supports both write and readback. Both write or readback communication supports burst mode for high throughput and single-byte mode. Z 7-11 describes the frame structure of a typical single-byte write action. The master frame consists of SYNC, DEV\_ADDR, REG\_ADDR, DATA and CRC bytes. Once CRC is verified, the slave immediately feeds back ACK byte. Z 7-12 describes the frame structure of a typical single-byte readback action. The master frame consists of SYNC, DEV\_ADDR, REG\_ADDR, REG\_ADDR, and CRC bytes. Once CRC is verified, the slave immediately feeds back DATA and ACK bytes.



## 図 7-12. Single-Byte Readback Command

#### 表 7-6. Frame-Byte Description

BYTE NAME	LENGTH (byte)	DESCRIPTION				
SYNC	1	Synchronization byte from master				
DEV_ADDR	1	Device address bit, r/w, broadcast, burst mode				

Copyright © 2022 Texas Instruments Incorporated



	表 7-6. Frame-Byte Description (continued)									
BYTE NAME	LENGTH (byte)	DESCRIPTION								
REG_ADDR	1	Register address								
DATA_N	Variable (1, 2, 4, 8)	N-th byte data content								
CRC	1	Cyclic redundancy check (CRC) for DEV_ADDR, REG_ADDR and all DATA bytes								
STATUS	1	Acknowledgment (Return FLAG0 register value)								

## 7.5.1.2 UART Interface Address Setting

Each FlexWire bus supports maximum 16 slave devices. The TPS929120-Q1 has 3 pinouts including ADDR2, ADDR1, and ADDR0 for slave address configuration. There are additional 4-bit EEPROM register to program the slave address of the TPS929120-Q1. The EEPROM register EEP INTADDR sets the device slave address by either address pins setup or internal EEPROM register code.

If EEP INTADDR is 1, the device uses the binary code burnt in EEPROM register EEP DEVADDR as slave address as shown in 表 7-7. In this conditions, the ADDR2 pin is used for external clock input for internal PWM generator as described in External Clock Input for PWM Generator (CLK), however ADDR1 and ADDR0 pins are used for external PWM inputs to directly control the current output as described in External PWM Input PWMO and PWM1.

If EEP INTADDR is 0, the device uses EEP DEVADDR[3] code together with external inputs on ADDR2, ADDR1 and ADDR0 as shown in  $\frac{1}{5}$  7-7 and ignore EEP\_DEVADDR[2:0] code.

The address 0h to Fh can be used as slave address for up to 16 pieces of TPS929120-Q1 in same FlexWire bus. In broadcast mode, 0h must be used for all slave devices address. It is not allowed to have two TPS929120-Q1 sharing the same slave address either setting by internal EEPROM register EEP DEVADDR or address pins configuration on ADDR2, ADDR1 and ADDR0.

		NTERNAL ADD			-	EXTERNAL ADD		G
Addres	BIT3	BIT2	BIT1	BIT0	BIT3	BIT2	BIT1	BIT0
s(HEX)	EEP_DEVAD DR[3]	EEP_DEVAD DR[2]	EEP_DEVAD DR[1]	EEP_DEVAD DR[0]	EEP_DEVAD DR[3]	ADDR2	ADDR1	ADDR0
0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	1
2	0	0	1	0	0	0	1	0
3	0	0	1	1	0	0	1	1
4	0	1	0	0	0	1	0	0
5	0	1	0	1	0	1	0	1
6	0	1	1	0	0	1	1	0
7	0	1	1	1	0	1	1	1
8	1	0	0	0	1	0	0	0
9	1	0	0	1	1	0	0	1
A	1	0	1	0	1	0	1	0
В	1	0	1	1	1	0	1	1
С	1	1	0	0	1	1	0	0
D	1	1	0	1	1	1	0	1
E	1	1	1	0	1	1	1	0
F	1	1	1	1	1	1	1	1

#### 表 7-7. Device Address Setting

The TPS929120 has EEP\_DEVADDR[3] bit set to 0 as default, however TPS929120A version has EEP\_DEVADDR[3] bit set to 1 as default. It allows up to 16 pieces of TPS929120-Q1 on same FlexWire bus



accessible through external configuration on ADDR2, ADDR1 and ADDR0 without burning the EEP\_DEVADDR registers.


#### 7.5.1.3 Status Response

When the TPS929120-Q1 as a slave device receives a non-broadcast frame, it first verifies the CRC byte. Once CRC check is succeed, the TPS929120-Q1 sends out the device status of FLAG0 register byte followed by CRC byte.

Every communication requires CRC verification to make sure the integrity for the data transaction. In broadcast mode, TPS929120-Q1 does not send out ack response.

#### 7.5.1.4 Synchronization Byte

The first byte data sent from master controller to TPS929120-Q1 is synchronization frame (SYNC). The master controller sends the clock signal to TPS929120-Q1 through outputting 01010101 binary code in first frame. The TPS929120-Q1 adaptively uses the same clock to communicate with master by synchronization of internal high frequency clock. To avoid clock drift over time, the synchronization byte is always required for each new instruction transaction on FlexWire interface. With this approach, the communication reliability is improved, and the cost for external crystal oscillator is saved.  $\boxtimes$  7-13 is the timing diagram for synchronization frame and device address frame.



#### 図 7-13. Synchronization Byte

#### 7.5.1.5 Device Address Byte

The device address byte, DEV\_ADDR frame follows the SYNC frame. There are total 8 bits binary code in device address byte. The detail definition for each bit function is described in 表 7-8. The DEVICE\_ADDR register is required to set to 0000b for broadcast mode, otherwise the broadcast mode can not be enabled.

BIT	FIELD	DESCRIPTION
3-0	DEVICE_ADDR	Target device address.
5-4	DATA_LENGTH	00b: Single-byte mode with 1 byte of data; 01b: Bust mode with 2 bytes of data; 10b: Burst mode with 4 bytes of data; 11b: Burst mode with 8 bytes of data
6	BROADCAST	Broadcast mode. 1: Broadcast (DEVICE_ADDR =0000b); 0: Single-device only
7	READ/WRITE	Read / Write mode. 1: Write mode; 0: Read mode

#### 表 7-8. DEV\_ADDR Byte


#### 7.5.1.6 Register Address Byte

The register address byte, REG\_ADDR frame follows the device address frame. There are total 8 bits binary code in register address byte. The maximum allowed register address is 255. ⊠ 7-14 is the timing diagram for register address frame and data frame.

BIT	FIELD	DESCRIPTION
0 - 7	REG_ADDR	Register address.

#### 表 7-9. REG\_ADDR Byte





Copyright © 2017, Texas Instruments Incorporated

#### ☑ 7-14. Address and Data Bytes

#### 7.5.1.7 Data Frame

The data bytes, data frame follows the register address byte. The TPS929120-Q1 supports single-data-byte, or multiple-data-byte writing in one time data transaction. The number of data byte is defined in the device address byte as introduced in  $\frac{1}{5}$  7-8. There are total 4 options including 1 data byte, 2, 4, or 8 data bytes.

#### 表 7-10. DATA Byte

BIT	FIELD	DESCRIPTION
0 - 7	DATA	Data

#### 7.5.1.8 CRC Frame

The CRC data byte follows the data byte as the final byte in the end of one data transaction to ensure the TPS929120-Q1 correctly receiving all the data bytes from master controller. The master controller must calculate the CRC value for all bytes binary code including device address byte, register address byte, data bytes and send it to TPS929120-Q1 to end the one time communication. The TPS929120-Q1 receives all bytes data, calculates the CRC and compares the calculated CRC code with received CRC code. If two CRC codes do not match each other, the TPS929120-Q1 ignores the data transaction and wait for next data transaction without reset FlexWire watchdog timer, WDTIMER. The CRC algorithm is same to the EEPROM CRC diagnostics as described in *EEPROM CRC Error in Normal State*. The initial code for CRC is FFh as well.

#### 表 7-11. CRC Byte

BIT	FIELD	DESCRIPTION
0 - 7	CRC	CRC Residual

 $RX \qquad ST \qquad 0 \qquad 0 \qquad 0 \qquad 1 \qquad 0 \qquad 1 \qquad 0 \qquad 1 \qquad SP$   $CRC \qquad CRC \qquad OxA8 \qquad OxA8$ 

Copyright © 2017, Texas Instruments Incorporated

図 7-15. CRC Byte

## 7.5.1.9 Burst Mode

The TPS929120-Q1 with FlexWire protocol supports burst mode for multiple data bytes writing and reading in one data transaction cycle to accelerate the communication between the master controller and slaves.  $\boxtimes$  7-16 shows the data format for multiple data bytes write, and  $\boxtimes$  7-17 shows the data format for multiple data bytes read. The DATA\_1 is written to the register in REG\_ADDR address, and the following DATA\_2 to DATA\_N are written to the registers in REG\_ADDR+1 to REG\_ADDR+N address sequentially for multiple bytes write. For multiple data read, the DATA\_1 is read from the register in REG\_ADDR address, and the following DATA\_2 to DATA\_2 to DATA\_N are read from the registers in REG\_ADDR+1 to REG\_ADDR+N address sequentially.




図 7-17. Multiple Data Bytes Read in Burst Mode

# 7.5.2 Registers Lock

The TPS929120-Q1 provides registers content lock feature to prevent unintended modification of registers. There are 4 register lock bits for different type of registers covering all registers. The 4 lock register bits is set to 1 as default, which means the master controller must the set lock bit to 0 before write operation to the corresponding registers. TI recommends locking the register after register writing operations.

- Setting CONF\_IOUTLOCK to 1 disables write operation to IOUTx registers.
- Setting CONF\_PWMLOCK to 1 disables write operation to PWMx and PWMLx registers.
- Setting CONF\_CONFLOCK to 1 disables write operation to CONFx registers.
- Setting CONF\_CLRLOCK to 1 disables write operation to CLRx registers.

## 7.5.3 All Registers CRC Check

The TPS929120-Q1 has a 8-bit register CALC\_CONFCRC to store the calculated CRC result for all registers listed in 表 7-12. The master controller can read back the data in CALC\_CONFCRC to quickly check any untended change of registers without reading back all configuration registers. The CRC algorithm is same to the EEPROM CRC diagnostics as described in *EEPROM CRC Error in Normal State*. The initial code for CRC is FFh as well.

## 7.5.4 EEPROM Programming

The TPS929120-Q1 has a user-programmable EEPROM with high reliability for automotive applications. All the EEPROM registers have internal shadow registers used as buffer for programming only. The TPS929120-Q1 supports two solutions for individual chip selection through pulling REF pin high or through device address configuration by address pin.

# 7.5.4.1 Chip Selection by Pulling REF Pin High

The TPS929120-Q1 supports using REF pin as chip-select during EEPROM programming. Considering multiple TPS929120-Q1 devices connected on one FlexWire bus before burning EEPROM, the slave address for all TPS929120-Q1 are all same before programming in case internal EEPROM register EEP\_DEVADDR is used for slave address setup. The EEPROM burning instruction can be sent to target TPS929120-Q1 by pulling the REF pin of the target TPS929120-Q1 to 5 V. Once the REF pin is pulled up to 5 V, the TPS929120-Q1 ignores the device address set up by ADDR2/ADDR1/ADDR0 pins or EEPROM programmed device address in EEP\_DEVADDR. The master controller must send out data to target TPS929120-Q1 with device address as 0h and not in broadcast mode (Write 0 to bit 6 in device address byte).

## 7.5.4.2 Chip Selection by ADDR Pins configuration

The TPS929120-Q1 also supports using configuration on ADDR2/ADDR1/ADDR0 pins to determine the slave address for TPS929120-Q1 if multiple TPS929120-Q1 devices are connected on same FlexWire interface. It is recommended to use this approach for applications with eight or less than eight of TPS929120-Q1 in same FlexWire interface. The master controller can send out register data to target TPS929120-Q1 with device address matched to the ADDR2/ADDR1/ADDR0 pins configuration and not in broadcast mode (Write 0 to bit 6 in device address byte).



## 7.5.4.3 EEPROM Register Access and Burn

After selecting the target TPS929120-Q1 for EEPROM burning, the master controller must send a serial data bytes to register CONF\_EEPGATE, set 1 to CONF\_EEPMODE and set 1 to register CONF\_STAYINEEP one by one in below sequency to finally enable the EEPROM register access. Each data written must be a single-byte operation instead of burst-mode operation.

Chip is selected by pulling REF pin high, below instruction is required to access the EEPROM register.

- Write 09h, 02h, 09h, 01h, 02h, 00h to 8-bit register CONF\_EEPGATE one-byte by one-byte sequentially.
- Write 1 to 1-bit register CONF\_EEPMODE
- Write 1 to 1-bit register CONF\_STAYINEEP


Chip is selected by ADDR pins configuration, below instruction is required to access the EEPROM register.

- Write 00h, 02h, 01h, 09h, 02h, 09h to 8-bit register CONF\_EEPGATE one-byte by one-byte sequentially.
- Write 1 to 1-bit register CONF\_EEPMODE
- Write 1 to 1-bit register CONF\_STAYINEEP

The EEPROM registers of the TPS929120-Q1 can be overwritten after the access enabled. Then master controller can set CONF\_EEPPROG to 1 to start the burning of all the EEPROM register. The data for EEPROM register is only stored in EEPROM shadow register without burning into true EEPROM cell before setting CONF\_EEPPROG to 1. The data is lost after POR cycle if it is not burnt to EEPROM cell. All EEPROM shadow registers need to be written to target value before burning. The CONF\_EEPPROG automatically returns to 0 at the next clock cycle. The programming takes around 200 ms and flag register FLAG\_PROGREADY is 0 during programming. It is important to keep device power supply stable for at least 200 ms after writing 1 to CONF\_EEPPROG to make sure solid and robust burning. After programming is done, the FLAG\_PROGREADY is automatically set to 1. The detail flow chart is described in 🖾 7-18.

The EEPROM cells for TPS929120-Q1 can be overwritten and burnt for up to 1000 times. The one time EEPROM burning is counted once the register CONF\_EEPPROG is set to 1 even though the EEPROM data is not changed at all.









## 7.5.4.4 EEPROM Program State Exit

The REF pin can be released after EEPROM burning if it is pulled high to 5 V for chip selection. The REF pin must be kept high during all EEPROM program state.

The TPS929120-Q1 can quit the EEPROM program state to normal state after burning by writing 0 to register CONF\_STAYINEEP. TI recommends reloading the EEPROM data to the registers after EEPROM burning by set 1 to CLR\_REG.

#### 7.5.4.5 Reading Back EEPROM

The TPS929120-Q1 supports EEPROM data reading back for both shadow registers and EEPROM cells. When the register CONF\_READSHADOW is set to 1, reading back for certain EEPROM registers address returns shadow registers content. When the register CONF\_READSHADOW is set to 0, reading back for certain EEPROM registers address returns content in EEPROM cell.



# 7.6 Register Maps

## CAUTION

All the RESERVED bits in register and EEPROM are set to 0b in TI manufacture. All the RESERVED bits in both register and EEPROM must be written to 0b in case of unavoidable register and EEPROM writing.

表 7-12. Register Map										
ADDR	NAME	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	DEFAULT
00h	IOUT0	RESERVED	RESERVED			CONF_	IOUT0		ŀ	EEPI0
01h	IOUT1	RESERVED	RESERVED			CONF_	IOUT1			EEPI1
02h	IOUT2	RESERVED	RESERVED		CONF_IOUT2					
03h	IOUT3	RESERVED	RESERVED		CONF_IOUT3					
04h	IOUT4	RESERVED	RESERVED			CONF_	IOUT4			EEPI4
05h	IOUT5	RESERVED	RESERVED			CONF_	IOUT5			EEPI5
06h	IOUT6	RESERVED	RESERVED			CONF_	IOUT6			EEPI6
07h	IOUT7	RESERVED	RESERVED			CONF_	IOUT7			EEPI7
08h	IOUT8	RESERVED	RESERVED			CONF_	IOUT8			EEPI8
09h	IOUT9	RESERVED	RESERVED			CONF_	IOUT9			EEPI9
0Ah	IOUT10	RESERVED	RESERVED			CONF_	IOUT10			EEPI10
0Bh	IOUT11	RESERVED	RESERVED			CONF_	IOUT11			EEPI11
20h	PWM0		CONF_PWMOUT0							EEPP0
21h	PWM1				CONF_P	WMOUT1				EEPP1
22h	PWM2				CONF_P	WMOUT2				EEPP2
23h	PWM3				CONF_P	WMOUT3				EEPP3
24h	PWM4				CONF_P	WMOUT4				EEPP4
25h	PWM5				CONF_P	WMOUT5				EEPP5
26h	PWM6				CONF_P	WMOUT6				EEPP6
27h	PWM7				CONF_P	WMOUT7				EEPP7
28h	PWM8				CONF_P	WMOUT8				EEPP8
29h	PWM9				CONF_P	WMOUT9				EEPP9
2Ah	PWM10				CONF_P\	VMOUT10				EEPP10
2Bh	PWM11				CONF_P\	WMOUT11				EEPP11
40h	PWML0	RESERVED	RESERVED	RESERVED	RESERVED		CONF_PW	MLOWOUT0		0Fh
41h	PWML1	RESERVED	RESERVED	RESERVED	RESERVED		CONF_PW	MLOWOUT1		0Fh

## 表 7-12. Register Map

Copyright © 2022 Texas Instruments Incorporated

ADDR

42h

43h

44h

45h

46h

47h

48h

49h

4Ah

4Bh

50h

51h

54h

55h

56h

57h

58h

59h

5Ah

5Bh

60h

61h

62h



#### BIT7 BIT6 BIT5 BIT4 BIT2 BIT1 DEFAULT NAME BIT3 BIT0 PWML2 RESERVED RESERVED RESERVED RESERVED CONF PWMLOWOUT2 0Fh PWML3 RESERVED RESERVED RESERVED RESERVED CONF PWMLOWOUT3 0Fh PWML4 RESERVED RESERVED RESERVED RESERVED 0Fh CONF PWMLOWOUT4 PWML5 RESERVED RESERVED RESERVED 0Fh RESERVED CONF PWMLOWOUT5 PWMI 6 RESERVED RESERVED RESERVED RESERVED CONF PWMLOWOUT6 0Fh PWML7 RESERVED RESERVED RESERVED RESERVED CONF PWMLOWOUT7 0Fh RESERVED RESERVED RESERVED 0Fh PWML8 RESERVED CONF PWMLOWOUT8 PWML9 RESERVED RESERVED RESERVED RESERVED CONF PWMLOWOUT9 0Fh PWML10 RESERVED RESERVED RESERVED RESERVED 0Fh CONF PWMLOWOUT10 PWML11 RESERVED RESERVED RESERVED RESERVED CONF PWMLOWOUT11 0Fh CONF EN0 CONF\_ENCH7 CONF ENCH6 CONF ENCH5 CONF ENCH4 CONF ENCH3 CONF ENCH2 CONF ENCH1 CONF ENCH0 00h CONF\_EN1 RESERVED RESERVED RESERVED RESERVED CONF ENCH11 CONF ENCH10 CONF ENCH9 CONF ENCH8 00h CONF\_DIAGEN CONF DIAGEN CONF\_DIAGEN CONF DIAGEN CONF\_DIAGEN CONF\_DIAGEN CONF\_DIAGEN CONF\_DIAGEN CONF DIAGEN0 EEPM4 **С**Н3 ĒН0 CH7 CH6 CH5 CH4 CH2 CH1 CONF DIAGEN CONF DIAGEN CONF DIAGEN CONF DIAGEN CONF DIAGEN1 RESERVED RESERVED RESERVED RESERVED EEPM5 СH9 CH8 **CH11** CH10 CONF MISCO RESERVED RESERVED RESERVED RESERVED RESERVED CONF AUTOSS CONF LDO CONF EXPEN EEPM6 CONF MISC1 CONF PWMFREQ RESERVED RESERVED CONF REFRANGE EEPM7 RESERVED CONF ADCLOWSUPTH EEPM8 CONF MISC2 CONF FLTIMEOUT CONF ODPW EEPM9 CONF MISC3 CONF ODIOUT CONF MISC4 CONF WDTIMER RESERVED RESERVED RESERVED RESERVED EEPM10 CONF MISC5 CONF ADCSHORTTH EEPM11 CONF FORCEF CONF FORCEE CLR RESERVED RESERVED CLR REG CLR FS CLR FAULT CLR POR 00h S RR CONF CLRLOC CONF CONFLO CONF IOUTLO CONF PWMLO CONF LOCK RESERVED 0Fh RESERVED RESERVED RESERVED κ CK CK CK CONF STAYINE CONF EEPREA CONF MISC6 RESERVED CONF ADCCH 00h EP DBACK

表 7-12. Register Map (continued)

70h	FLAG0	RESERVED	FLAG_REF	FLAG_FS	FLAG_OUT	FLAG_PRETSD	FLAG_TSD	FLAG_POR	FLAG_ERR	03h	
65h	CONF_MISC9		CONF_EEPGATE								
64h	CONF_MISC8	CONF_MASKRE F	CONF_MASKCR C	CONF_MASKOP EN	CONF_MASKSH ORT	CONF_MASKTS D	CONF_EEPPRO G	CONF_SSSTAR T	CONF_INVDIAG START	00h	
63h	CONF_MISC7			CONF_EXTCLK	CONF_SHAREP WM			CONF_READSH ADOW	CONF_EEPMO DE	00h	

46 Submit Document Feedback



# 表 7-12. Register Map (continued)

ADDR	NAME	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	DEFAULT
71h	FLAG1	RESERVED	RESERVED	FLAG_EXTFS	FLAG_PROGRE ADY	FLAG_ADCLOW SUP	FLAG_ADCDON E	FLAG_ODREAD Y	FLAG_EEPCRC	х
72h	FLAG2		ADC_SUPPLY							
73h	FLAG3				ADC_	OUT				00h
74h	FLAG4	FLAG_ODDIAG CH7	FLAG_ODDIAG CH6	FLAG_ODDIAG CH5	FLAG_ODDIAG CH4	FLAG_ODDIAG CH3	FLAG_ODDIAG CH2	FLAG_ODDIAG CH1	FLAG_ODDIAG CH0	00h
75h	FLAG5	RESERVED	RESERVED	RESERVED	RESERVED	FLAG_ODDIAG CH11	FLAG_ODDIAG CH10	FLAG_ODDIAG CH9	FLAG_ODDIAG CH8	00h
77h	FLAG7			-	CALC_E	EPCRC				B3h <sup>(1)</sup>
78h	FLAG8				CALC_C	ONFCRC				Х
7Bh	FLAG11	FLAG_OPENCH 7	FLAG_OPENCH 6	FLAG_OPENCH 5	FLAG_OPENCH 4	FLAG_OPENCH 3	FLAG_OPENCH 2	FLAG_OPENCH 1	FLAG_OPENCH 0	00h
7Ch	FLAG12	RESERVED	RESERVED	RESERVED	RESERVED	FLAG_OPENCH 11	FLAG_OPENCH 10	FLAG_OPENCH 9	FLAG_OPENCH 8	00h
7Dh	FLAG13	FLAG_SHORTC H7	FLAG_SHORTC H6	FLAG_SHORTC H5	FLAG_SHORTC H4	FLAG_SHORTC H3	FLAG_SHORTC H2	FLAG_SHORTC H1	FLAG_SHORTC H0	00h
7Eh	FLAG14	RESERVED	RESERVED	RESERVED	RESERVED	FLAG_SHORTC H11	FLAG_SHORTC H10	FLAG_SHORTC H9	FLAG_SHORTC H8	00h

(1) For TPS929120A version, the default value of register FLAG7 is 09h.



	表 7-13. EEPROM Map											
ADDR	NAME	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	DEFAULT		
80h	EEPI0	RESERVED	RESERVED			EEP_I	IOUT0			3Fh		
81h	EEPI1	RESERVED	RESERVED			EEP_	IOUT1			3Fh		
82h	EEPI2	RESERVED	RESERVED			EEP_	IOUT2			3Fh		
83h	EEPI3	RESERVED	RESERVED		EEP_IOUT3							
84h	EEPI4	RESERVED	RESERVED			EEP_	IOUT4			3Fh		
85h	EEPI5	RESERVED	RESERVED			EEP_	IOUT5			3Fh		
86h	EEPI6	RESERVED	RESERVED			EEP_	IOUT6			3Fh		
87h	EEPI7	RESERVED	RESERVED			EEP_	IOUT7			3Fh		
88h	EEPI8	RESERVED	RESERVED			EEP_	IOUT8			3Fh		
89h	EEPI9	RESERVED	RESERVED			EEP_	IOUT9			3Fh		
8Ah	EEPI10	RESERVED	RESERVED			EEP_I	OUT10			3Fh		
8Bh	EEPI11	RESERVED	RESERVED			EEP_I	OUT11			3Fh		
A0h	EEPP0				EEP_PV	VMOUT0				FFh		
A1h	EEPP1				EEP_PV	VMOUT1				FFh		
A2h	EEPP2				EEP_PV	VMOUT2				FFh		
A3h	EEPP3				EEP_PV	VMOUT3				FFh		
A4h	EEPP4				EEP_PV	VMOUT4				FFh		
A5h	EEPP5				EEP_PV	VMOUT5				FFh		
A6h	EEPP6				EEP_PV	VMOUT6				FFh		
A7h	EEPP7				EEP_PV	VMOUT7				FFh		
A8h	EEPP8				EEP_PV	VMOUT8				FFh		
A9h	EEPP9				EEP_PV	VMOUT9				FFh		
AAh	EEPP10				EEP_PW	MOUT10				FFh		
ABh	EEPP11				EEP_PV	/MOUT11				FFh		
C0h	EEPM0	EEP_FS0CH7	EEP_FS0CH6	EEP_FS0CH5	EEP_FS0CH4	EEP_FS0CH3	EEP_FS0CH2	EEP_FS0CH1	EEP_FS0CH0	00h		
C1h	EEPM1	RESERVED	RESERVED	RESERVED	RESERVED	EEP_FS0CH11	EEP_FS0CH10	EEP_FS0CH9	EEP_FS0CH8	00h		
C2h	EEPM2	EEP_FS1CH7	EEP_FS1CH6	EEP_FS1CH5	EEP_FS1CH4	EEP_FS1CH3	EEP_FS1CH2	EEP_FS1CH1	EEP_FS1CH0	FFh		
C3h	EEPM3	RESERVED	RESERVED	RESERVED	RESERVED	EEP_FS1CH11	EEP_FS1CH10	EEP_FS1CH9	EEP_FS1CH8	0Fh		
C4h	EEPM4	EEP_DIAGENC H7	EEP_DIAGENC H6	EEP_DIAGENC H5	EEP_DIAGENC H4	EEP_DIAGENC H3	EEP_DIAGENC H2	EEP_DIAGENC H1	EEP_DIAGENC H0	FFh		
C5h	EEPM5	RESERVED	RESERVED	RESERVED	RESERVED	EEP_DIAGENC H11	EEP_DIAGENC H10	EEP_DIAGENC H9	EEP_DIAGENC H8	0Fh		



	表 7-13. EEPROM Map (continued)											
ADDR	NAME	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	DEFAULT		
C6h	EEPM6	RESERVED	EEP_LDO	RESERVED	EEP_EXPEN	EEP_DEVADDR				00h <sup>(1)</sup>		
C7h	EEPM7		EEP_PV	VMFREQ		EEP_INTADDR EEP_OFAF EEP_REFRANGE				A7h		
C8h	EEPM8	RESERVED		EEP_FLTIMEOUT			EEP_ADCLOWSUPTH					
C9h	EEPM9		EEP_C	DIOUT		EEP_ODPW				00h		
CAh	EEPM10		EEP_W	DTIMER		EEP_INITTIMER				00h		
CBh	EEPM11				EEP_ADC	SHORTTH				00h		
CCh	EEPM12	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	00h		
CDh	EEMP13	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	00h		
CEh	EEMP14	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	00h		
CFh	EEPM15				EEP_	CRC				B3h <sup>(2)</sup>		

For TPS929120A version, the default value of EEPROM register EEPM6 is 08h.
 For TPS929120A version, the default value of EEPROM register EEPM15 is 09h.



## 7.6.1 FullMap Registers

 $\pm$  7-14 lists the FullMap registers. All register offset addresses not listed in  $\pm$  7-14 should be considered as reserved locations and the register contents should not be modified.

Offset	Acronym	Section	
0h	IOUT0	Output Current Setting for CH0	Go
1h	IOUT1	Output Current Setting for CH1	Go
2h	IOUT2	Output Current Setting for CH2	Go
3h	IOUT3	Output Current Setting for CH3	Go
4h	IOUT4	Output Current Setting for CH4	Go
5h	IOUT5	Output Current Setting for CH5	Go
6h	IOUT6	Output Current Setting for CH6	Go
7h	IOUT7	Output Current Setting for CH7	Go
8h	IOUT8	Output Current Setting for CH8	Go
9h	IOUT9	Output Current Setting for CH9	Go
Ah	IOUT10	Output Current Setting for CH10	Go
Bh	IOUT11	Output Current Setting for CH11	Go
20h	PWM0	Output PWM Duty-cycle Setting for CH0	Go
21h	PWM1	Output PWM Duty-cycle Setting for CH1	Go
22h	PWM2	Output PWM Duty-cycle Setting for CH2	Go
23h	PWM3	Output PWM Duty-cycle Setting for CH3	Go
24h	PWM4	Output PWM Duty-cycle Setting for CH4	Go
25h	PWM5	Output PWM Duty-cycle Setting for CH5	Go
26h	PWM6	Output PWM Duty-cycle Setting for CH6	Go
27h	PWM7	Output PWM Duty-cycle Setting for CH7	Go
28h	PWM8	Output PWM Duty-cycle Setting for CH8	Go
29h	PWM9	Output PWM Duty-cycle Setting for CH9	Go
2Ah	PWM10	Output PWM Duty-cycle Setting for CH10	Go
2Bh	PWM11	Output PWM Duty-cycle Setting for CH11	Go
40h	PWML0	Output PWM Duty-cycle Setting Lower bits for CH0	Go
41h	PWML1	Output PWM Duty-cycle Setting Lower bits for CH1	Go
42h	PWML2	Output PWM Duty-cycle Setting Lower bits for CH2	Go
43h	PWML3	Output PWM Duty-cycle Setting Lower bits for CH3	Go
44h	PWML4	Output PWM Duty-cycle Setting Lower bits for CH4	Go
45h	PWML5	Output PWM Duty-cycle Setting Lower bits for CH5	Go
46h	PWML6	Output PWM Duty-cycle Setting Lower bits for CH6	Go
47h	PWML7	Output PWM Duty-cycle Setting Lower bits for CH7	Go
48h	PWML8	Output PWM Duty-cycle Setting Lower bits for CH8	Go
49h	PWML9	Output PWM Duty-cycle Setting Lower bits for CH9	Go
4Ah	PWML10	Output PWM Duty-cycle Setting Lower bits for CH10	Go
4Bh	PWML11	Output PWM Duty-cycle Setting Lower bits for CH11	Go
50h	CONF_EN0	Channel Enable Register 0	Go
51h	CONF_EN1	Channel Enable Register 1	Go
54h	CONF_DIAGEN0	Diagnostics Enable Register 0	Go
55h	CONF_DIAGEN1	Diagnostics Enable Register 1	Go
56h	CONF_MISC0	Miscellanous Register 0	Go
57h	CONF_MISC1	Miscellanous Register 1	Go

Copyright © 2022 Texas Instruments Incorporated



# 表 7-14. FULLMAP Registers (continued)

Offset	Acronym	Register Name	Section
58h	CONF_MISC2	Miscellanous Register 2	Go
59h	CONF_MISC3	Miscellanous Register 3	Go
5Ah	CONF_MISC4	Miscellanous Register 4	Go
5Bh	CONF_MISC5	Miscellanous Register 5	Go
60h	CLR	Configuration Register for Clear	Go
61h	CONF_LOCK	Configuration Register for LOCK	Go
62h	CONF_MISC6	Miscellanous Register 6	Go
63h	CONF_MISC7	Miscellanous Register 7	Go
64h	CONF_MISC8	Miscellanous Register 8	Go
65h	CONF_MISC9	Miscellanous Register 9	Go
70h	FLAG0	Device status flag register 0	Go
71h	FLAG1	Device status flag register 1	Go
72h	FLAG2	Device status flag register 2	Go
73h	FLAG3	Device status flag register 3	Go
74h	FLAG4	Device status flag register 4	Go
75h	FLAG5	Device status flag register 5	Go
77h	FLAG7	Device status flag register 7	Go
78h	FLAG8	Device status flag register 8	Go
7Bh	FLAG11	Device status flag register 11	Go
7Ch	FLAG12	Device status flag register 12	Go
70h	FLAG13	Device status flag register 13	Go
7Eh	FLAG14	Device status flag register 14	Go
80h	EEPIO	EEPROM Output Current Setting for CH0	Go
81h	EEPI1	EEPROM Output Current Setting for CH1	Go
82h	EEPI2	EEPROM Output Current Setting for CH2	Go
83h	EEPI3	EEPROM Output Current Setting for CH3	Go
84h	EEPI4	EEPROM Output Current Setting for CH4	Go
85h	EEPI5	EEPROM Output Current Setting for CH5	Go
86h	EEPI6	EEPROM Output Current Setting for CH6	Go
87h	EEPI7	EEPROM Output Current Setting for CH7	Go
88h	EEPI8	EEPROM Output Current Setting for CH8	Go
89h	EEPI9	EEPROM Output Current Setting for CH9	Go
8Ah	EEPI10	EEPROM Output Current Setting for CH10	Go
8Bh	EEPI11	EEPROM Output Current Setting for CH11	Go
	EEPP0		Go
A0h	EEPP1	EEPROM Output PWM Duty-cycle Setting for CH0 EEPROM Output PWM Duty-cycle Setting for CH1	
A1h			Go
A2h A3h	EEPP2 EEPP3	EEPROM Output PWM Duty-cycle Setting for CH2 EEPROM Output PWM Duty-cycle Setting for CH3	Go
			Go
A4h	EEPP4	EEPROM Output PWM Duty-cycle Setting for CH4	Go
A5h	EEPP5	EEPROM Output PWM Duty-cycle Setting for CH5	Go
A6h	EEPP6	EEPROM Output PWM Duty-cycle Setting for CH6	Go
A7h	EEPP7	EEPROM Output PWM Duty-cycle Setting for CH7	Go
A8h	EEPP8	EEPROM Output PWM Duty-cycle Setting for CH8	Go
A9h	EEPP9	EEPROM Output PWM Duty-cycle Setting for CH9	Go
AAh	EEPP10	EEPROM Output PWM Duty-cycle Setting for CH10	Go



🛪 /-14. FULLIMAP Redisters (continued)	表 7-14. FULLMAP Registers	s (continued)	
--	---------------------------	---------------	--

ABhEEPP11EEPROM Output PWM Duty-cycle Setting for CH11C0hEEPM0EEPROM Miscellaneous registers 0C1hEEPM1EEPROM Miscellaneous registers 1C2hEEPM2EEPROM Miscellaneous registers 2	ction Go Go
C1h       EEPM1       EEPROM Miscellaneous registers 1       C         C2h       EEPM2       EEPROM Miscellaneous registers 2       C	Go
C2h EEPM2 EEPROM Miscellaneous registers 2	-
C3b EEPM3 EEPROM Miscellaneous registers 3	Go
	Go
C4h EEPM4 EEPROM Miscellaneous registers 4 G	Go
C5h EEPM5 EEPROM Miscellaneous registers 5 G	Go
C6h EEPM6 EEPROM Miscellaneous registers 6 C	Go
C7h EEPM7 EEPROM Miscellaneous registers 7 G	Go
C8h EEPM8 EEPROM Miscellaneous registers 8	Go
C9h EEPM9 EEPROM Miscellaneous registers 9 C	Go
CAh EEPM10 EEPROM Miscellaneous registers 10 C	Go
CBh EEPM11 EEPROM Miscellaneous registers 11 C	Go
CFh EEPM15 EEPROM CRC Check Value Registers C	Go

Complex bit access types are encoded to fit into small table cells.  $\pm$  7-15 shows the codes that are used for access types in this section.

Access Type	Code	Description			
Read Type					
R	R	Read			
Write Type					
W	W	Write			
Reset or Defaul	t Value	1			
-n		Value after reset or the default value			

#### 表 7-15. FullMap Access Type Codes



# 7.6.1.1 IOUT0 Register (Offset = 0h) [reset = X]

IOUT0 is shown in  $\boxtimes$  7-19 and described in  $\oiint$  7-16.

Return to the Summary Table.

#### 図 7-19. IOUT0 Register

7 6	5	4	3	2	1	0
RESERVED			CONF	_IOUT0		
R-0h			R/\	W-X		

#### 表 7-16. IOUT0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R	0h	RESERVED
5-0	CONF_IOUT0	R/W	Х	Output current setting for OUT0 Load EEPI0 data when reset



## 7.6.1.2 IOUT1 Register (Offset = 1h) [reset = X]

IOUT1 is shown in  $\boxtimes$  7-20 and described in  $\oiint$  7-17.

Return to the Summary Table.

#### 図 7-20. IOUT1 Register

7 6	5	4	3	2	1	0
RESERVED			CONF	_IOUT1		
R-0h			R/\	W-X		

#### 表 7-17. IOUT1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R	0h	RESERVED
5-0	CONF_IOUT1	R/W	Х	Output current setting for OUT1 Load EEPI1 data when reset



# 7.6.1.3 IOUT2 Register (Offset = 2h) [reset = X]

IOUT2 is shown in  $\boxtimes$  7-21 and described in  $\cancel{5}$  7-18.

Return to the Summary Table.

#### 図 7-21. IOUT2 Register

7 6	5	4	3	2	1	0
RESERVED			CONF	_IOUT2		
R-0h			R/\	W-X		

#### 表 7-18. IOUT2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R	0h	RESERVED
5-0	CONF_IOUT2	R/W	Х	Output current setting for OUT2 Load EEPI2 data when reset

#### Copyright © 2022 Texas Instruments Incorporated



## 7.6.1.4 IOUT3 Register (Offset = 3h) [reset = X]

IOUT3 is shown in  $\boxtimes$  7-22 and described in  $\oiint$  7-19.

Return to the Summary Table.

## 図 7-22. IOUT3 Register

7 6	5	4	3	2	1	0
RESERVED			CONF	_IOUT3		
R-0h			R/\	W-X		

## 表 7-19. IOUT3 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R	0h	RESERVED
5-0	CONF_IOUT3	R/W	Х	Output current setting for OUT3 Load EEPI3 data when reset



# 7.6.1.5 IOUT4 Register (Offset = 4h) [reset = X]

IOUT4 is shown in  $\boxtimes$  7-23 and described in  $\oiint$  7-20.

Return to the Summary Table.

#### 図 7-23. IOUT4 Register

7 6	5	4	3	2	1	0
RESERVED			CONF	_IOUT4		
R-0h			R/\	N-X		

#### 表 7-20. IOUT4 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R	0h	RESERVED
5-0	CONF_IOUT4	R/W	Х	Output current setting for OUT4 Load EEPI4 data when reset



## 7.6.1.6 IOUT5 Register (Offset = 5h) [reset = X]

IOUT5 is shown in  $\boxtimes$  7-24 and described in  $\cancel{k}$  7-21.

Return to the Summary Table.

## 図 7-24. IOUT5 Register

7 6	5	4	3	2	1	0
RESERVED			CONF	_IOUT5		
R-0h			R/\	W-X		

#### Bit Field Туре Reset Description RESERVED 7-6 RESERVED R 0h Х Output current setting for OUT5 CONF\_IOUT5 R/W 5-0 Load EEPI5 data when reset

#### 表 7-21. IOUT5 Register Field Descriptions



# 7.6.1.7 IOUT6 Register (Offset = 6h) [reset = X]

IOUT6 is shown in  $\boxtimes$  7-25 and described in  $\oiint$  7-22.

Return to the Summary Table.

#### 27-25. IOUT6 Register

7	6	5	4	3	2	1	0
RESE	RESERVED			CONF	_IOUT6		
R-	-0h			R/V	N-X		

#### 表 7-22. IOUT6 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R	0h	RESERVED
5-0	CONF_IOUT6	R/W	Х	Output current setting for OUT6 Load EEPI6 data when reset



## 7.6.1.8 IOUT7 Register (Offset = 7h) [reset = X]

IOUT7 is shown in  $\boxtimes$  7-26 and described in  $\oiint$  7-23.

Return to the Summary Table.

## 図 7-26. IOUT7 Register

7	6	5	4	3	2	1	0
RESE	RESERVED			CONF	_IOUT7		
R-	-0h	R/W-X					

# 表 7-23. IOUT7 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R	0h	RESERVED
5-0	CONF_IOUT7	R/W	Х	Output current setting for OUT7 Load EEPI7 data when reset



# 7.6.1.9 IOUT8 Register (Offset = 8h) [reset = X]

IOUT8 is shown in  $\boxtimes$  7-27 and described in  $\oiint$  7-24.

Return to the Summary Table.

#### 図 7-27. IOUT8 Register

7 6	5	4	3	2	1	0
RESERVED			CONF	_IOUT8		
R-0h			R/\	W-X		

#### 表 7-24. IOUT8 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R	0h	RESERVED
5-0	CONF_IOUT8	R/W	Х	Output current setting for OUT8 Load EEPI8 data when reset

#### Copyright © 2022 Texas Instruments Incorporated



## 7.6.1.10 IOUT9 Register (Offset = 9h) [reset = X]

IOUT9 is shown in  $\boxtimes$  7-28 and described in  $\oiint$  7-25.

Return to the Summary Table.

#### 図 7-28. IOUT9 Register

7 6	5	4	3	2	1	0
RESERVED			CONF	_IOUT9		
R-0h			R/\	W-X		

# 表 7-25. IOUT9 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R	0h	RESERVED
5-0	CONF_IOUT9	R/W	Х	Output current setting for OUT9 Load EEPI9 data when reset



# 7.6.1.11 IOUT10 Register (Offset = Ah) [reset = X]

IOUT10 is shown in  $\boxtimes$  7-29 and described in  $\cancel{5}$  7-26.

Return to the Summary Table.

#### 27-29. IOUT10 Register

7	6	5	4	3	2	1	0
RESERVED		-		CONE			
RESI	ERVED			CONF_	IOUT10		
R-0h				R/V	N-X		

	表 7-26. IOUT10 Register Field Descriptions								
Bit	Field	Туре	Reset	Description					
7-6	RESERVED	R	0h	RESERVED					
5-0	CONF_IOUT10	R/W	х	Output current setting for OUT10 Load EEPI10 data when reset					



## 7.6.1.12 IOUT11 Register (Offset = Bh) [reset = X]

IOUT11 is shown in  $\boxtimes$  7-30 and described in  $\cancel{5}$  7-27.

Return to the Summary Table.

## 図 7-30. IOUT11 Register

7	6	5	4	3	2	1	0
RESE	RESERVED			CONF_	IOUT11		
R-	·0h			R/V	V-X		

Bit	Field	Туре	Reset	Description						
7-6	RESERVED	R	0h	RESERVED						
5-0	CONF_IOUT11	R/W	Х	Output current setting for OUT11 Load EEPI11 data when reset						

## 表 7-27. IOUT11 Register Field Descriptions



# 7.6.1.13 PWM0 Register (Offset = 20h) [reset = X]

PWM0 is shown in  $\boxtimes$  7-31 and described in  $\oiint$  7-28.

Return to the Summary Table.

	図 7-31. PWM0 Register								
7	6	5	4	3	2	1	0		
CONF_PWMOUT0									
			R/\	N-X					

#### 表 7-28. PWM0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	CONF_PWMOUT0	R/W	Х	PWM Dutycycle Register Setting for CH0 Load EEPP0 data when reset



# 7.6.1.14 PWM1 Register (Offset = 21h) [reset = X]

PWM1 is shown in  $\boxtimes$  7-32 and described in  $\oiint$  7-29.

Return to the Summary Table.

	図 7-32. PWM1 Register								
7	6	5	4	3	2	1	0		
CONF_PWMOUT1									
			R/\	N-X					

## 表 7-29. PWM1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	CONF_PWMOUT1	R/W	x	PWM Dutycycle Register Setting for CH1 Load EEPP1 data when reset



# 7.6.1.15 PWM2 Register (Offset = 22h) [reset = X]

PWM2 is shown in  $\boxtimes$  7-33 and described in  $\oiint$  7-30.

Return to the Summary Table.

	図 7-33. PWM2 Register								
7	6	5	4	3	2	1	0		
CONF_PWMOUT2									
			R/\	N-X					

#### 表 7-30. PWM2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	CONF_PWMOUT2	R/W	Х	PWM Dutycycle Register Setting for CH2 Load EEPP2 data when reset



## 7.6.1.16 PWM3 Register (Offset = 23h) [reset = X]

PWM3 is shown in  $\boxtimes$  7-34 and described in  $\cancel{5}$  7-31.

Return to the Summary Table.

	図 7-34. PWM3 Register								
7	6	5	4	3	2	1	0		
CONF_PWMOUT3									
	 R/W-X								

#### 表 7-31. PWM3 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	CONF_PWMOUT3	R/W	Х	PWM Dutycycle Register Setting for CH3 Load EEPP3 data when reset



# 7.6.1.17 PWM4 Register (Offset = 24h) [reset = X]

PWM4 is shown in  $\boxtimes$  7-35 and described in  $\oiint$  7-32.

Return to the Summary Table.

図 7-35. PWM4 Register							
7	6	5	4	3	2	1	0
	CONF_PWMOUT4						
R/W-X							

#### 表 7-32. PWM4 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	CONF_PWMOUT4	R/W	x	PWM Dutycycle Register Setting for CH4 Load EEPP4 data when reset



## 7.6.1.18 PWM5 Register (Offset = 25h) [reset = X]

PWM5 is shown in  $\boxtimes$  7-36 and described in  $\cancel{5}$  7-33.

Return to the Summary Table.

図 7-36. PWM5 Register							
7	6	5	4	3	2	1	0
	CONF_PWMOUT5						
	R/W-X						

## 表 7-33. PWM5 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	CONF_PWMOUT5	R/W	Х	PWM Dutycycle Register Setting for CH5 Load EEPP5 data when reset



# 7.6.1.19 PWM6 Register (Offset = 26h) [reset = X]

PWM6 is shown in  $\boxtimes$  7-37 and described in  $\oiint$  7-34.

Return to the Summary Table.

図 7-37. PWM6 Register							
7	6	5	4	3	2	1	0
	CONF_PWMOUT6						
	R/W-X						

## 表 7-34. PWM6 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	CONF_PWMOUT6	R/W	Х	PWM Dutycycle Register Setting for CH6 Load EEPP6 data when reset



## 7.6.1.20 PWM7 Register (Offset = 27h) [reset = X]

PWM7 is shown in  $\boxtimes$  7-38 and described in  $\cancel{5}$  7-35.

Return to the Summary Table.

図 7-38. PWM7 Register							
7	6	5	4	3	2	1	0
CONF_PWMOUT7							
	R/W-X						

## 表 7-35. PWM7 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	CONF_PWMOUT7	R/W	Х	PWM Dutycycle Register Setting for CH7 Load EEPP7 data when reset



# 7.6.1.21 PWM8 Register (Offset = 28h) [reset = X]

PWM8 is shown in  $\boxtimes$  7-39 and described in  $\oiint$  7-36.

Return to the Summary Table.

図 7-39. PWM8 Register								
7	6	5	4	3	2	1	0	
CONF_PWMOUT8								
	R/W-X							

#### 表 7-36. PWM8 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	CONF_PWMOUT8	R/W	Х	PWM Dutycycle Register Setting for CH8 Load EEPP8 data when reset



### 7.6.1.22 PWM9 Register (Offset = 29h) [reset = X]

PWM9 is shown in  $\boxtimes$  7-40 and described in  $\cancel{5}$  7-37.

Return to the Summary Table.

図 7-40. PWM9 Register								
7	6	5	4	3	2	1	0	
CONF_PWMOUT9								
	R/W-X							

#### 表 7-37. PWM9 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	CONF_PWMOUT9	R/W	Х	PWM Dutycycle Register Setting for CH9 Load EEPP9 data when reset



### 7.6.1.23 PWM10 Register (Offset = 2Ah) [reset = X]

PWM10 is shown in  $\boxtimes$  7-41 and described in  $\cancel{x}$  7-38.

Return to the Summary Table.

図 7-41. PWM10 Register									
7	6	5	4	3	2	1	0		
CONF_PWMOUT10									
			R/\	N-X					

#### 表 7-38. PWM10 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	CONF_PWMOUT10	R/W	Х	PWM Dutycycle Register Setting for CH10 Load EEPP10 data when reset



# 7.6.1.24 PWM11 Register (Offset = 2Bh) [reset = X]

PWM11 is shown in  $\boxtimes$  7-42 and described in  $\oiint$  7-39.

Return to the Summary Table.

図 7-42. PWM11 Register								
7	6	5	4	3	2	1	0	
CONF_PWMOUT11								
	R/W-X							

#### 表 7-39. PWM11 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	CONF_PWMOUT11	R/W	Х	PWM Dutycycle Register Setting for CH11 Load EEPP11 data when reset



#### 7.6.1.25 PWML0 Register (Offset = 40h) [reset = Fh]

PWML0 is shown in  $\boxtimes$  7-43 and described in  $\cancel{k}$  7-40.

Return to the Summary Table.

#### 図 7-43. PWML0 Register

7	6	5	4	3	2	1	0	
	RESE	RVED		CONF_PWMLOWOUT0				
R-0h					R/W	'-Fh		

Bit	Field	Туре	Reset	Description						
7-4	RESERVED	R	0h	RESERVED						
3-0	CONF_PWMLOWOUT0	R/W	Fh	PWM Dutycycle Register Setting lower 4 bits for CH0						

### 表 7-40. PWML0 Register Field Descriptions



### 7.6.1.26 PWML1 Register (Offset = 41h) [reset = Fh]

PWML1 is shown in  $\boxtimes$  7-44 and described in  $\oiint$  7-41.

Return to the Summary Table.

#### 図 7-44. PWML1 Register

7	6	5	4	3	2	1	0	
	RESE	RVED		CONF_PWMLOWOUT1				
	R-	-0h			R/W	/-Fh		

Bit Field Type Reset Description		Description								
7-4	RESERVED	R	0h	RESERVED						
3-0	CONF_PWMLOWOUT1	R/W	Fh	PWM Dutycycle Register Setting lower 4 bits for CH1						

### 表 7-41. PWML1 Register Field Descriptions



### 7.6.1.27 PWML2 Register (Offset = 42h) [reset = Fh]

PWML2 is shown in  $\boxtimes$  7-45 and described in  $\cancel{k}$  7-42.

Return to the Summary Table.

#### 図 7-45. PWML2 Register

7	6	5	4	3	2	1	0	
	RESE	RVED		CONF_PWMLOWOUT2				
R-0h					R/W	′-Fh		

Bit	Field	Туре	Reset	Description				
7-4	RESERVED	R	0h	RESERVED				
3-0	CONF_PWMLOWOUT2	R/W	Fh	PWM Dutycycle Register Setting lower 4 bits for CH2				

## 表 7-42. PWML2 Register Field Descriptions



### 7.6.1.28 PWML3 Register (Offset = 43h) [reset = Fh]

PWML3 is shown in  $\boxtimes$  7-46 and described in  $\oiint$  7-43.

Return to the Summary Table.

#### 2 7-46. PWML3 Register

7	6	5	4	3	2	1	0	
	RESE	RVED		CONF_PWMLOWOUT3				
	R-	-0h			R/W	′-Fh		

Bit Field Type Reset Description		Description							
7-4	RESERVED	R	0h	RESERVED					
3-0	CONF_PWMLOWOUT3	R/W	Fh	PWM Dutycycle Register Setting lower 4 bits for CH3					

### 表 7-43. PWML3 Register Field Descriptions



### 7.6.1.29 PWML4 Register (Offset = 44h) [reset = Fh]

PWML4 is shown in  $\boxtimes$  7-47 and described in  $\cancel{a}$  7-44.

Return to the Summary Table.

#### 図 7-47. PWML4 Register

7	6	5	4	3	2	1	0	
	RE	ESERVED		CONF_PWMLOWOUT4				
		R-0h			R/W	′-Fh		

	A 7-44. FWML4 Register Fleid Descriptions							
Bit	Field	Туре	Reset	Description				
7-4	RESERVED	R	0h	RESERVED				
3-0	CONF_PWMLOWOUT4	R/W	Fh	PWM Dutycycle Register Setting lower 4 bits for CH4				

### 表 7-44. PWML4 Register Field Descriptions



### 7.6.1.30 PWML5 Register (Offset = 45h) [reset = Fh]

PWML5 is shown in  $\boxtimes$  7-48 and described in  $\oiint$  7-45.

Return to the Summary Table.

#### 27-48. PWML5 Register

7	6	5	4	3	2	1	0	
	RESE	RVED		CONF_PWMLOWOUT5				
	R	•0h			R/W	/-Fh		

Bit	Field	Туре	Reset	Description				
7-4	RESERVED	R	0h	RESERVED				
3-0	CONF_PWMLOWOUT5	R/W	Fh	PWM Dutycycle Register Setting lower 4 bits for CH5				

### 表 7-45. PWML5 Register Field Descriptions



### 7.6.1.31 PWML6 Register (Offset = 46h) [reset = Fh]

PWML6 is shown in  $\boxtimes$  7-49 and described in  $\cancel{a}$  7-46.

Return to the Summary Table.

#### 2 7-49. PWML6 Register

7	6	5	4	3	2	1	0	
	RESE	RVED		CONF_PWMLOWOUT6				
R-0h					R/W	-Fh		

Bit	Field	Туре	Reset	Description					
7-4	RESERVED	R	0h	RESERVED					
3-0	CONF_PWMLOWOUT6	R/W	Fh	PWM Dutycycle Register Setting lower 4 bits for CH6					

# 表 7-46. PWML6 Register Field Descriptions



### 7.6.1.32 PWML7 Register (Offset = 47h) [reset = Fh]

PWML7 is shown in  $\boxtimes$  7-50 and described in  $\cancel{5}$  7-47.

Return to the Summary Table.

#### 図 7-50. PWML7 Register

7	6	5	4	3	2	1	0	
	RESE	RVED		CONF_PWMLOWOUT7				
	R	-0h			R/W	′-Fh		

Bit	Field	Туре	Reset	Description					
7-4	RESERVED	R	0h	RESERVED					
3-0	CONF_PWMLOWOUT7	R/W	Fh	PWM Dutycycle Register Setting lower 4 bits for CH7					

### 表 7-47. PWML7 Register Field Descriptions



#### 7.6.1.33 PWML8 Register (Offset = 48h) [reset = Fh]

PWML8 is shown in  $\boxtimes$  7-51 and described in  $\cancel{k}$  7-48.

Return to the Summary Table.

#### 図 7-51. PWML8 Register

7	6	5	4	3	2	1	0
	RESERVED				CONF_PWN	ILOWOUT8	
R-0h				R/W	′-Fh		

AX 7-46. F WMLO Register Fleid Descriptions								
Bit Field Type Reset Description								
7-4	7-4 RESERVED R 0h		0h	RESERVED				
3-0 CONF_PWMLOWOUT8 R/W Fh PW				PWM Dutycycle Register Setting lower 4 bits for CH8				

### 表 7-48. PWML8 Register Field Descriptions



### 7.6.1.34 PWML9 Register (Offset = 49h) [reset = Fh]

PWML9 is shown in  $\boxtimes$  7-52 and described in  $\oiint$  7-49.

Return to the Summary Table.

#### 27-52. PWML9 Register

7	6	5	4	3	2	1	0
RESERVED			CONF_PWMLOWOUT9				
R-0h				R/W	′-Fh		

AC 7-45. FWML5 Register Field Descriptions								
Bit Field Type Reset Description								
7-4	7-4 RESERVED R Oh		0h	RESERVED				
3-0 CONF_PWMLOWOUT9 R/W Fh			Fh	PWM Dutycycle Register Setting lower 4 bits for CH9				

### 表 7-49. PWML9 Register Field Descriptions



### 7.6.1.35 PWML10 Register (Offset = 4Ah) [reset = Fh]

PWML10 is shown in  $\boxtimes$  7-53 and described in  $\cancel{k}$  7-50.

Return to the Summary Table.

#### 図 7-53. PWML10 Register

7	6	5	4	3	2	1	0
RESERVED				CONF_PWM	LOWOUT10		
R-0h				R/W	′-Fh		

Bit Field Type Reset Description								
7-4 RESERVED R 0h RESERVED								
3-0 CONF_PWMLOWOUT10 R/W Fh PWM Dutycycle Register Setting lower 4 bits for CH10								

#### 表 7-50. PWML10 Register Field Descriptions



### 7.6.1.36 PWML11 Register (Offset = 4Bh) [reset = Fh]

PWML11 is shown in  $\boxtimes$  7-54 and described in  $\cancel{5}$  7-51.

Return to the Summary Table.

#### 図 7-54. PWML11 Register

7	6	5	4	3	2	1	0
RESERVED				CONF_PWM	LOWOUT11		
R-0h				R/W	′-Fh		

Bit Field Type Reset Description									
	7-4 RESERVED R Oh			0h	RESERVED				
	3-0	CONF_PWMLOWOUT11	R/W	Fh	PWM Dutycycle Register Setting lower 4 bits for CH11				

#### 表 7-51. PWML11 Register Field Descriptions



### 7.6.1.37 CONF\_EN0 Register (Offset = 50h) [reset = 0h]

CONF\_EN0 is shown in  $\boxtimes$  7-55 and described in  $\cancel{k}$  7-52.

Return to the Summary Table.

Channel enable settings for channel 0 to 7.

図 7-55.	CONF	EN0	Register
---------	------	-----	----------

7	6	5	4	3	2	1	0
CONF_ENCH7	CONF_ENCH6	CONF_ENCH5	CONF_ENCH4	CONF_ENCH3	CONF_ENCH2	CONF_ENCH1	CONF_ENCH0
R/W-0h							

Bit	Field	Туре	Reset	Description
7	CONF_ENCH7	R/W	Oh	Channel 7 enable register. 0h = Disabled 1h = Enabled
6	CONF_ENCH6	R/W	Oh	Channel 6 enable register. 0h = Disabled 1h = Enabled
5	CONF_ENCH5	R/W	Oh	Channel 5 enable register. 0h = Disabled 1h = Enabled
4	CONF_ENCH4	R/W	Oh	Channel 4 enable register. 0h = Disabled 1h = Enabled
3	CONF_ENCH3	R/W	Oh	Channel 3 enable register. 0h = Disabled 1h = Enabled
2	CONF_ENCH2	R/W	Oh	Channel 2 enable register. 0h = Disabled 1h = Enabled
1	CONF_ENCH1	R/W	Oh	Channel 1 enable register. 0h = Disabled 1h = Enabled
0	CONF_ENCH0	R/W	Oh	Channel 0 enable register. 0h = Disabled 1h = Enabled

#### 表 7-52. CONF\_EN0 Register Field Descriptions



# 7.6.1.38 CONF\_EN1 Register (Offset = 51h) [reset = 0h]

CONF\_EN1 is shown in  $\boxtimes$  7-56 and described in  $\cancel{x}$  7-53.

Return to the Summary Table.

Channel enable settings for channel 8 to 11.

図 7-56	. CONF_	EN1 R	egister
--------	---------	-------	---------

7	6	5	4	3	2	1	0
	RESE	RVED		CONF_ENCH1 1	CONF_ENCH1 0	CONF_ENCH9	CONF_ENCH8
R-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

# 表 7-53. CONF\_EN1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	RESERVED	R	0h	RESERVED
3	CONF_ENCH11	R/W	0h	Channel 11 enable register. 0h = Disabled 1h = Enabled
2	CONF_ENCH10	R/W	0h	Channel 10 enable register. 0h = Disabled 1h = Enabled
1	CONF_ENCH9	R/W	0h	Channel 9 enable register. 0h = Disabled 1h = Enabled
0	CONF_ENCH8	R/W	0h	Channel 8 enable register. 0h = Disabled 1h = Enabled



### 7.6.1.39 CONF\_DIAGEN0 Register (Offset = 54h) [reset = X]

CONF\_DIAGEN0 is shown in  $\boxtimes$  7-57 and described in  $\cancel{k}$  7-54.

Return to the Summary Table.

Output diagnostics enable settings for channel 0 to 7.

図 7-57. CONF_DIAGEN0	Register
----------------------	----------

7	6	5	4	3	2	1	0
CONF_DIAGEN CH7	CONF_DIAGEN CH6	CONF_DIAGEN CH5	CONF_DIAGEN CH4	CONF_DIAGEN CH3	CONF_DIAGEN CH2	CONF_DIAGEN CH1	CONF_DIAGEN CH0
R/W-X							

# 表 7-54. CONF\_DIAGEN0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	CONF_DIAGENCH7	R/W	×	Channel 7 diagnostics enable register. 0h = Disabled 1h = Enabled Load EEP_DIAGENCH7 code when reset
6	CONF_DIAGENCH6	R/W	X	Channel 6 diagnostics enable register. 0h = Disabled 1h = Enabled Load EEP_DIAGENCH6 code when reset
5	CONF_DIAGENCH5	R/W	X	Channel 5 diagnostics enable register. 0h = Disabled 1h = Enabled Load EEP_DIAGENCH5 code when reset
4	CONF_DIAGENCH4	R/W	X	Channel 4 diagnostics enable register. 0h = Disabled 1h = Enabled Load EEP_DIAGENCH4 code when reset
3	CONF_DIAGENCH3	R/W	X	Channel 3 diagnostics enable register. 0h = Disabled 1h = Enabled Load EEP_DIAGENCH3 code when reset
2	CONF_DIAGENCH2	R/W	X	Channel 2 diagnostics enable register. 0h = Disabled 1h = Enabled Load EEP_DIAGENCH2 code when reset
1	CONF_DIAGENCH1	R/W	X	Channel 1 diagnostics enable register. 0h = Disabled 1h = Enabled Load EEP_DIAGENCH1 code when reset
0	CONF_DIAGENCH0	R/W	X	Channel 0 diagnostics enable register. 0h = Disabled 1h = Enabled Load EEP_DIAGENCH0 code when reset

# 7.6.1.40 CONF\_DIAGEN1 Register (Offset = 55h) [reset = X]

CONF\_DIAGEN1 is shown in 図 7-58 and described in 表 7-55.

Return to the Summary Table.

Output diagnostics enable settings for channel 8 to 11.

7	6	5	4	3	2	1	0
	RESE	RVED		CONF_DIAGEN CH11	CONF_DIAGEN CH10	CONF_DIAGEN CH9	CONF_DIAGEN CH8
R-0h				R/W-X	R/W-X	R/W-X	R/W-X

# 表 7-55. CONF\_DIAGEN1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	RESERVED	R	0h	RESERVED
3	CONF_DIAGENCH11	R/W	X	Channel 11 diagnostics enable register. 0h = Disabled 1h = Enabled Load EEP_DIAGENCH11 code when reset
2	CONF_DIAGENCH10	R/W	x	Channel 10 diagnostics enable register. 0h = Disabled 1h = Enabled Load EEP_DIAGENCH10 code when reset
1	CONF_DIAGENCH9	R/W	X	Channel 9 diagnostics enable register. 0h = Disabled 1h = Enabled Load EEP_DIAGENCH9 code when reset
0	CONF_DIAGENCH8	R/W	X	Channel 8 diagnostics enable register. 0h = Disabled 1h = Enabled Load EEP_DIAGENCH8 code when reset



### 7.6.1.41 CONF\_MISC0 Register (Offset = 56h) [reset = X]

CONF\_MISC0 is shown in  $\boxtimes$  7-59 and described in  $\cancel{5}$  7-56.

Return to the Summary Table.

7	6	5	4	3	2	1	0
CONF_AUTOS S	CONF_LDO	RESERVED	CONF_EXPEN		RESE	RVED	
R/W-0h	R/W-X	R-0h	R/W-X		R/W	/-0h	

Bit	Field	Туре	Reset	Description
7	CONF_AUTOSS	R/W	0h	Auto single-LED short-circuit configuration.
				0h = Disabled
				1h = Enabled
6	CONF_LDO	R/W	X	LDO output voltage setting.
				0h = 5.0V
				1h = 4.4V
				Load EEP_LDO code when reset
5	RESERVED	R	0h	RESERVED
4	CONF_EXPEN	R/W	x	PWM exponetinal dimming enable register.
				0h = Disabled
				1h = Enabled
				Load EEP_EXPEN code when reset
3-0	RESERVED	R/W	0h	RESERVED

# 表 7-56. CONF\_MISC0 Register Field Descriptions



# 7.6.1.42 CONF\_MISC1 Register (Offset = 57h) [reset = X]

CONF\_MISC1 is shown in  $\boxtimes$  7-60 and described in  $\cancel{5}$  7-57.

Return to the Summary Table.

図 7-60. CONF_MISC1 Register	
-----------------------------	--

7	6	5	4	3	2	1	0
	CONF_P	WMFREQ		RESE	RVED	CONF_REFRANGE	
	R/W-X				-0h	R/W-X	

Field	Туре	Reset	Description
CONF_PWMFREQ	R/W	X	PWM frequency selection register
			0h = 200 Hz
			1h = 250 Hz
			2h = 300 Hz
			3h = 350 Hz
			4h = 400 Hz
			5h = 500 Hz
			6h = 600 Hz
			7h = 800 Hz
			8h = 1000 Hz
			9h = 1200 Hz
			Ah = 2 kHz
			Bh = 4 kHz
			Ch = 5.9 kHz
			Dh = 7.8 kHz
			Eh = 9.6 kHz
			Fh = 20.8 kHz
			Load EEP_PWMFREQ data when reset
RESERVED	R	0h	RESERVED
CONF_REFRANGE	R/W	X	Reference current ratio setting register
			0h = 64
			1h = 128
			2h = 256
			3h = 512
			Load EEP_REFRANGE data when reset
	CONF_PWMFREQ RESERVED	CONF_PWMFREQ R/W	CONF_PWMFREQ     R/W     X       RESERVED     R     0h

# 表 7-57. CONF\_MISC1 Register Field Descriptions



### 7.6.1.43 CONF\_MISC2 Register (Offset = 58h) [reset = X]

CONF\_MISC2 is shown in  $\boxtimes$  7-61 and described in  $\ddagger$  7-58.

Return to the Summary Table.

	図 7-61. CONF_MISC2 Register										
7	6	5	4	3	2	1	0				
RESERVED		CONF_FLTIMEOU	Т	CONF_ADCLOWSUPTH							
R-0h		R/W-X			R/W	'-X					

Bit	Field	Туре	Reset	Description
7	RESERVED	R	Oh	RESERVED
6-4	CONF_FLTIMEOUT	R R/W	Oh X	RESERVED FlexWire timeout timer setting register. 0h = 1  ms $1h = 125 \ \mu\text{s}$ $2h = 250 \ \mu\text{s}$ $3h = 500 \ \mu\text{s}$ $4h = 1.25 \ \text{ms}$ $5h = 2.5 \ \text{ms}$ $6h = 5 \ \text{ms}$
				7h = 10 ms Load EEP_FLTIMEOUT data when reset
3-0	CONF_ADCLOWSUPTH	R/W	X	ADC Supply monitor threshold setting register. 0h = 5 V 1h = 6 V 2h = 7 V 3h = 8 V 4h = 9 V 5h = 10 V 6h = 11 V 7h = 12 V 8h = 13 V 9h = 14 V Ah = 15 V Bh = 16 V Ch = 17 V Dh = 18 V Eh = 19 V Fh = 20 V Load EEP_ADCLOWSUPTH data when reset

#### 表 7-58. CONF\_MISC2 Register Field Descriptions



# 7.6.1.44 CONF\_MISC3 Register (Offset = 59h) [reset = X]

CONF\_MISC3 is shown in  $\boxtimes$  7-62 and described in  $\cancel{5}$  7-59.

Return to the Summary Table.

図 7-62.	CONF	MISC3	Register

7	6	5	4	3	2	1	0
	CONF_0	DIOUT			CONF_	ODPW	
	R/V	V-X			R/V	/-X	

Bit	Field	Туре	Reset	Description
7-4	CONF_ODIOUT	R/W	X	On-demand diagnostics output current setting register. 0x0 to 0xE: IOUT = (CONF_ODIOUT*4+1)/64*I(FULL_RANGE) 0xF: ODIOUT is using its channel setting current Load EEP_ODIOUT data when reset
3-0	CONF_ODPW	R/W	X	On-demand diagnostics pulse-width setting EEPROM register. $0h = 100 \ \mu s$
				1h = 20 μs
				2h = 30 μs
				3h = 50 μs
				4h = 80 µs
				5h = 150 μs
				6h = 200 µs
				7h = 300 μs
				8h = 500 µs
				9h = 800 µs
				Ah = 1 ms
				Bh = 1.2 ms
				Ch = 1.5 ms
				Dh = 2 ms
				Eh = 3 ms
				Fh = 5 ms
				Load EEP_ODPW data when reset

#### 表 7-59. CONF\_MISC3 Register Field Descriptions



## 7.6.1.45 CONF\_MISC4 Register (Offset = 5Ah) [reset = X]

CONF\_MISC4 is shown in  $\boxtimes$  7-63 and described in  $\cancel{5}$  7-60.

Return to the Summary Table.

図 7-63. CONF_MISC4 Register										
7 6 5 4 3 2 1 0										
	CONF_W	VDTIMER			RESE	RVED				
R/W-X R-0h										

Bit	Field	Туре	Reset	Description
7-4	CONF WDTIMER	R/W	Х	Watchdog timer setting EEPROM register.
				0h = Disabled, do not automatically enter fail-safe state
				1h = 200 μs
				2h = 500 μs
				3h = 1 ms
				4h = 2 ms
				5h = 5 ms
				6h = 10 ms
				7h = 20 ms
				8h = 50 ms
				9h = 100 ms
				Ah = 200 ms
				Bh = 500 ms
				Ch = 0 $\mu$ s; direct enter fail-safe state
				Dh = 0 $\mu$ s; direct enter fail-safe state
				Eh = 0 μs; direct enter fail-safe state
				Fh = 0 μs; direct enter fail-safe state
				Load EEP_WDTIMER data when reset
3-0	RESERVED	R	0h	RESERVED

#### 表 7-60. CONF\_MISC4 Register Field Descriptions

# 7.6.1.46 CONF\_MISC5 Register (Offset = 5Bh) [reset = X]

CONF\_MISC5 is shown in  $\boxtimes$  7-64 and described in  $\cancel{5}$  7-61.

Return to the Summary Table.

#### 図 7-64. CONF\_MISC5 Register

6	5	4	3	2	1	0			
CONF_ADCSHORTTH									
		R/\	N-X						
	6	6 5		6     5     4     3       CONF_ADCSHORTTH       R/W-X					

#### 表 7-61. CONF\_MISC5 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	CONF_ADCSHORTTH	R/W	Х	ADC short detection threshold setting register. Load EEP_ADCSHORTTH data when rest



# 7.6.1.47 CLR Register (Offset = 60h) [reset = 0h]

CLR is shown in  $\boxtimes$  7-65 and described in  $\cancel{R}$  7-62.

Return to the Summary Table.

Configuration register for register clear and state configuration

	図 7-65. CLR Register										
7	6	5	4	3	2	1	0				
RESERVED		CONF_FORCE FS	CLR_REG	CONF_FORCE ERR	CLR_FS	CLR_FAULT	CLR_POR				
R-0h		R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h				

# 表 7-62. CLR Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R	0h	RESERVED
5	CONF_FORCEFS	R/W	0h	Write 1 to force device into Fail-safe state from normal state, automatically reset to 0.
4	CLR_REG	R/W	0h	Write 1 to clear device register settings to default values, automatically reset to 0.
3	CONF_FORCEERR	R/W	0h	Write 1 to force error setting register, automatically reset to 0. 0x0: ERR output = HIGH 0x1: ERR output = LOW;
2	CLR_FS	R/W	0h	Write to force the device out of Fail-safe states to normal state, automatically reset to 0.
1	CLR_FAULT	R/W	0h	Write 1 to clear all fault flags, automatically reset to 0.
0	CLR_POR	R/W	0h	Write 1 to clear POR flag, automatically reset to 0.

# 7.6.1.48 CONF\_LOCK Register (Offset = 61h) [reset = Fh]

CONF\_LOCK is shown in  $\boxtimes$  7-66 and described in  $\oiint$  7-63.

Return to the Summary Table.

Configuration register for register lock configuration

7	6	5	4	3	2	1	0
RESERVED			CONF_CLRLO CK	CONF_CONFL OCK	CONF_IOUTLO CK	CONF_PWMLO CK	
	R-	Dh		R/W-1h	R/W-1h	R/W-1h	R/W-1h

# 表 7-63. CONF\_LOCK Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	RESERVED	R	0h	RESERVED
3	CONF_CLRLOCK	R/W	1h	CLR register (address 60h) lock bit 0x0: CLR register write-protect disabled. 0x1: CLR register write-protected enabled.
2	CONF_CONFLOCK	R/W	1h	Configuration (CONF_x) registers lock bit 0x0: Configuration setting register write-protect disabled 0x1: Configuration setting register write-protected enabled
1	CONF_IOUTLOCK	R/W	1h	IOUT registers (CONF_IOUTx) lock bit 0x0: Output current setting register write-protect disabled 0x1: Output current setting register write-protected enabled.
0	CONF_PWMLOCK	R/W	1h	PMW dutycyle registers (CONF_PWMOUTx+CONF_PWMLOWOUTx) lock bit 0x0: PWM Register write-protect disabled 0x1: PWM Register write-protected enabled.



### 7.6.1.49 CONF\_MISC6 Register (Offset = 62h) [reset = 0h]

CONF\_MISC6 is shown in  $\boxtimes$  7-67 and described in  $\ddagger$  7-64.

Return to the Summary Table.

#### 図 7-67. CONF\_MISC6 Register

7	6	5	4	3	2	1	0
CONF_STAYIN EEP	CONF_EEPRE ADBACK	RESERVED			CONF_ADCCH		
R/W-0h	R/W-0h	R-0h			R/W-0h		

Bit	Field	Туре	Reset	Description				
7	CONF_STAYINEEP	R/W	Oh	Stay in EEPROM state setting. 0h = EEPROM mode disabled 1h = EEPROM mode enableds				
6	CONF_EEPREADBACK	R/W	Oh	Setting this bit allow EEPROM to overwrite configuration registers. Automatically returns to 0.				
5	RESERVED	R	0h	RESERVED				
4-0	CONF_ADCCH	R/W	0h	ADC Channel Selection Register, write this channel will automatically initiate ADC conversion.				

### 表 7-64. CONF\_MISC6 Register Field Descriptions

# 7.6.1.50 CONF\_MISC7 Register (Offset = 63h) [reset = 0h]

CONF\_MISC7 is shown in  $\boxtimes$  7-68 and described in  $\cancel{5}$  7-65.

Return to the Summary Table.

	図 7-68. CONF_MISC7 Register										
7	6	5	4	3	2	1	0				
RESE	RVED	CONF_EXTCL K	CONF_SHARE PWM	RESEF	RVED	CONF_READS HADOW	CONF_EEPMO DE				
R-0	Dh	R/W-0h	R/W-0h	R-0	h	R/W-0h	R/W-0h				

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R	0h	Reserved
5	CONF_EXTCLK	R/W	Oh	External CLK selection 0x0: Use internal clock source for PWM generator 0x1: Use external clock source for PWM generator
4	CONF_SHAREPWM	R/W	Oh	Setting all channel PWM dutycycle to be same as CH0 0x0: All channel PWM dutycycle is set independently 0x1: All channel PWM dutycycle is the same as CH0
3-2	RESERVED	R	0h	Reserved
1	CONF_READSHADOW	R/W	Oh	Setting EEPROM read back source. 0x0: From EEPROM 0x1: From EEPROM shadow registers
0	CONF_EEPMODE	R/W	Oh	EEPROM Programming State Setting. 0x0: Disable EEPMODE Programming State 0x1: Enable EEPMODE Programming State

### 表 7-65. CONF\_MISC7 Register Field Descriptions



### 7.6.1.51 CONF\_MISC8 Register (Offset = 64h) [reset = 0h]

CONF\_MISC8 is shown in  $\boxtimes$  7-69 and described in  $\cancel{5}$  7-66.

Return to the Summary Table.

	図 7-69. CONF_MISC8 Register										
7	6	5	4	3	2	1	0				
CONF_MASKR EF	CONF_MASKC RC	CONF_MASKS HORT	CONF_MASKO PEN	CONF_MASKT SD	CONF_EEPPR OG	CONF_SSSTA RT	CONF_INVDIA GSTART				
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h				

Dit	Field	Trans		Description
Bit	Field	Туре	Reset	Description
7	CONF_MASKREF	R/W	Oh	Reference fault mask register. 0x0: Reference fault will be reported to ERR output 0x1: Reference fault will not be reported to ERR output
6	CONF_MASKCRC	R/W	Oh	CRC fault mask register. 0x0: CRC fault will be reported to ERR output 0x1: CRC fault will not be reported to ERR output
5	CONF_MASKSHORT	R/W	Oh	SHORT fault mask register. 0x0: Short-circuit fault will be reported to ERR output. 0x1: Short-circuit fault will not be reported to ERR output;
4	CONF_MASKOPEN	R/W	Oh	OPEN fault mask register. 0x0: Open-circuit fault will be reported to ERR output 0x1: Open-circuit fault will not be reported to ERR output
3	CONF_MASKTSD	R/W	Oh	Over temperature shutdown mask to ERR output. 0x0: TSD Fault unmasked to ERR output 0x1: TSD Fault masked to ERR output, output will be shutdown
2	CONF_EEPPROG	R/W	0h	EEPROM burning start in EEPROM mode only, automatically returns to 0
1	CONF_SSSTART	R/W	0h	Single LED Short diagnostics start, automatically returns to 0
0	CONF_INVDIAGSTART	R/W	0h	Invisible Diagnostics start, automatically returns to 0

#### 表 7-66. CONF\_MISC8 Register Field Descriptions

# 7.6.1.52 CONF\_MISC9 Register (Offset = 65h) [reset = 0h]

CONF\_MISC9 is shown in  $\boxtimes$  7-70 and described in  $\cancel{5}$  7-67.

Return to the Summary Table.

#### 図 7-70. CONF\_MISC9 Register

7	6	5	4	3	2	1	0			
	CONF_EEPGATE									
			R/W	/-0h						

#### 表 7-67. CONF\_MISC9 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	CONF_EEPGATE	R/W	0h	EEPROM Gate for Access Password



### 7.6.1.53 FLAG0 Register (Offset = 70h) [reset = 3h]

FLAG0 is shown in  $\boxtimes$  7-71 and described in  $\cancel{x}$  7-68.

Return to the Summary Table.

Users read this register to understand if the device is working properly. It includes general fault flags, power, temperature, output failures.

図 7-71. FLAG0 Register									
7	6	5	4	3	2	1	0		
RESERVED	FLAG_REF	FLAG_FS	FLAG_OUT	FLAG_PRETSD	FLAG_TSD	FLAG_POR	FLAG_ERR		
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-1h	R-1h		

Bit	Field	Туре	Reset	Description				
7	RESERVED	R	0h	RESERVED				
6	FLAG_REF	R	Oh	Reference fault flag. 0x0: No reference fault is detected. 0x1: Device has reference fault.				
5	FLAG_FS	R	Oh	Fail-safe flag. 0x0: Device is not in fail-safe mode. 0x1: Device is in fail-safe mode.				
4	FLAG_OUT	R	Oh	Output fault flag. 0x0: No fault is detected on output channels. 0x1: Device has at least one fault detected on output channels.				
3	FLAG_PRETSD	R	Oh	Overtemperature pre-shut down flag. 0x0: No over-temperature pre-shutdown is detected. 0x1: Device has triggered over temperature pre-shutdown threshold.				
2	FLAG_TSD	R	Oh	Overtemperature shut down flag. 0x0: No over-temperature shutdown is detected. 0x1: Device has triggered over temperature shutdown.				
1	FLAG_POR	R	1h	Power-on-reset flag. 0x0: No power-on-reset 0x1: Power-on-reset triggered Write 1 to CLEAR_POR will clear the bit				
0	FLAG_ERR	R	1h	Error output flag. 0x0: No error flag 0x1: Device has at least one error flag				

# 表 7-68. FLAG0 Register Field Descriptions



### 7.6.1.54 FLAG1 Register (Offset = 71h) [reset = X]

FLAG1 is shown in  $\boxtimes$  7-72 and described in  $\cancel{k}$  7-69.

#### Return to the Summary Table.

Users read this register to understand if the device is working properly. It includes general fault flags, power, temperature, output failures.

図 7-72. FLAG1 Register								
7	6	5	4	3	2	1	0	
RESERVE	D	FLAG_EXTFS	FLAG_PROGR EADY	FLAG_ADCLO WSUP	FLAG_ADCDO NE	FLAG_ODREA DY	FLAG_EEPCR C	
R-0h		R-X	R-0h	R-0h	R-0h	R-0h	R-X	

D'	<b>P</b> 1.1.1			
Bit	Field	Туре	Reset	Description
7-6	RESERVED	R	0h	RESERVED
5	FLAG_EXTFS	R	x	FS pin voltage indicator 0x0: FS pin voltage is logic low 0x1: FS pin voltage is logic high
4	FLAG_PROGREADY	R	0h	EEPROM burning completion flag. 0x0: EEPROM burning not completed or not started 0x1: EEPROM burning completed
3	FLAG_ADCLOWSUP	R	Oh	Flag for low supply voltage detection. 0x0: Supply is above preset ADC threshold 0x1: Supply has dropped below preset ADC threshold.
2	FLAG_ADCDONE	R	0h	Flag for ADC conversion completition. 0x0: ADC data not available. 0x1: ADC data available with conversion completed, read ADC_OUT to clear FLAG_ADCDONE.
1	FLAG_ODREADY	R	Oh	Flag for on-demand diagnostics. 0x0: on-demand diagnostics not completed or not started. 0x1: on-demand diagnostics completed.
0	FLAG_EEPCRC	R	x	Flag for EEPROM CRC check failure. 0x0: EEPROM CRC passes 0x1: EEPROM CRC check fails

#### 表 7-69. FLAG1 Register Field Descriptions



# 7.6.1.55 FLAG2 Register (Offset = 72h) [reset = X]

FLAG2 is shown in  $\boxtimes$  7-73 and described in  $\cancel{k}$  7-70.

Return to the Summary Table.

ADC conversion output register for supply

☑ 7-73. FLAG2 Register									
7	6	5	4	3	2	1	0		
			ADC_S	UPPLY					
	R-X								

#### 表 7-70. FLAG2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	ADC_SUPPLY	R	х	ADC conversion output register for supply



## 7.6.1.56 FLAG3 Register (Offset = 73h) [reset = 0h]

FLAG3 is shown in  $\boxtimes$  7-74 and described in  $\oiint$  7-71.

Return to the Summary Table.

ADC Conversion Output

🖾 7-74. FLAG3 Register	
------------------------	--

7	6	5	4	3	2	1	0	
	ADC_OUT							
	R-0h							

### 表 7-71. FLAG3 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	ADC_OUT	R	0h	ADC Conversion output register



## 7.6.1.57 FLAG4 Register (Offset = 74h) [reset = 0h]

FLAG4 is shown in  $\boxtimes$  7-75 and described in  $\cancel{k}$  7-72.

Return to the Summary Table.

Users read this register to understand if there is any LED open-circuit, LED short-circuit or Single-LED short-circuit fault detected after on-demand diagnostics.

図 7-75. FLAG4 Register							
7	6	5	4	3	2	1	0
FLAG_ODDIAG CH7	FLAG_ODDIAG CH6	FLAG_ODDIAG CH5	FLAG_ODDIAG CH4	FLAG_ODDIAG CH3	FLAG_ODDIAG CH2	FLAG_ODDIAG CH1	FLAG_ODDIAG CH0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

Bit	Field	Туре	Reset	Description
7	FLAG_ODDIAGCH7	R	0h	Channel 7 on-demand diagnostics fault flag bit. 0x0: on-demand diagnostics fault not detected 0x1: on-demand diagnostics fault detected
6	FLAG_ODDIAGCH6	R	0h	Channel 6 on-demand diagnostics fault flag bit. 0x0: on-demand diagnostics fault not detected 0x1: on-demand diagnostics fault detected
5	FLAG_ODDIAGCH5	R	0h	Channel 5 on-demand diagnostics fault flag bit. 0x0: on-demand diagnostics fault not detected 0x1: on-demand diagnostics fault detected
4	FLAG_ODDIAGCH4	R	0h	Channel 4 on-demand diagnostics fault flag bit. 0x0: on-demand diagnostics fault not detected 0x1: on-demand diagnostics fault detected
3	FLAG_ODDIAGCH3	R	0h	Channel 3 on-demand diagnostics fault flag bit. 0x0: on-demand diagnostics fault not detected 0x1: on-demand diagnostics fault detected
2	FLAG_ODDIAGCH2	R	Oh	Channel 2 on-demand diagnostics fault flag bit. 0x0: on-demand diagnostics fault not detected 0x1: on-demand diagnostics fault detected
1	FLAG_ODDIAGCH1	R	0h	Channel 1 on-demand diagnostics fault flag bit. 0x0: on-demand diagnostics fault not detected 0x1: on-demand diagnostics fault detected
0	FLAG_ODDIAGCH0	R	0h	Channel 0 on-demand diagnostics fault flag bit. 0x0: on-demand diagnostics fault not detected 0x1: on-demand diagnostics fault detected

#### 表 7-72. FLAG4 Register Field Descriptions



### 7.6.1.58 FLAG5 Register (Offset = 75h) [reset = 0h]

FLAG5 is shown in  $\boxtimes$  7-76 and described in  $\cancel{k}$  7-73.

Return to the Summary Table.

Users read this register to understand if there is any LED open-circuit, LED short-circuit or Single-LED short-circuit fault detected after on-demand diagnostics.

図 7-76. FLAG5 Register							
7	6	5	4	3	2	1	0
RESERVED			FLAG_ODDIAG CH11	FLAG_ODDIAG CH10	FLAG_ODDIAG CH9	FLAG_ODDIAG CH8	
R-0h				R-0h	R-0h	R-0h	R-0h

Bit	Field	Туре	Reset	Description
7-4	RESERVED	R	0h	RESERVED
3	FLAG_ODDIAGCH11	R	0h	Channel 11 on-demand diagnostics fault flag bit. 0x0: on-demand diagnostics fault not detected 0x1: on-demand diagnostics fault detected
2	FLAG_ODDIAGCH10	R	0h	Channel 10 on-demand diagnostics fault flag bit. 0x0: on-demand diagnostics fault not detected 0x1: on-demand diagnostics fault detected
1	FLAG_ODDIAGCH9	R	0h	Channel 9 on-demand diagnostics fault flag bit. 0x0: on-demand diagnostics fault not detected 0x1: on-demand diagnostics fault detected
0	FLAG_ODDIAGCH8	R	0h	Channel 8 on-demand diagnostics fault flag bit. 0x0: on-demand diagnostics fault not detected 0x1: on-demand diagnostics fault detected

#### 表 7-73. FLAG5 Register Field Descriptions



### 7.6.1.59 FLAG7 Register (Offset = 77h) [reset = EFh]

FLAG7 is shown in  $\boxtimes$  7-77 and described in  $\ddagger$  7-74.

Return to the Summary Table.

EEPROM CRC check reference should be burnt in the end of production line if any EEPROM register is changed.

#### 🖾 7-77. FLAG7 Register

7	6	5	4	3	2	1	0
			CALC_E	EPCRC			
			R-E	33h			

#### 表 7-74. FLAG7 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	CALC_EEPCRC	R	B3h	EEPROM CRC reference
				Reset value is 09h for TPS929120A version

111



## 7.6.1.60 FLAG8 Register (Offset = 78h) [reset = X]

FLAG8 is shown in  $\boxtimes$  7-78 and described in  $\oiint$  7-75.

Return to the Summary Table.

Calculated CRC result

🖾 7-78. FLAG8 Register	
------------------------	--

7	6	5	4	3	2	1	0
			CALC_C	ONFCRC			
				-X			

### 表 7-75. FLAG8 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	CALC_CONFCRC	R	X	Calculated CRC result for all CONFx registers



## 7.6.1.61 FLAG11 Register (Offset = 7Bh) [reset = 0h]

FLAG11 is shown in  $\boxtimes$  7-79 and described in  $\cancel{x}$  7-76.

Return to the Summary Table.

Users read this register to understand if there is any LED open-circuit fault detected.

	図 7-79. FLAG11 Register						
7	6	5	4	3	2	1	0
FLAG_OPENC H7	FLAG_OPENC H6	FLAG_OPENC H5	FLAG_OPENC H4	FLAG_OPENC H3	FLAG_OPENC H2	FLAG_OPENC H1	FLAG_OPENC H0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

夷	7-76	FLAG11	Register	Field	Descriptions
-£X	1-10.	LAGII	NEGISIEI	I IEIU	Descriptions

Bit	Field	Туре	Reset	Description
7	FLAG_OPENCH7	R	0h	Channel 7 open-circuit fault flag bit. 0x0: open-circuit fault not detected 0x1: open-circuit fault detected
6	FLAG_OPENCH6	R	0h	Channel 6 open-circuit fault flag bit. 0x0: open-circuit fault not detected 0x1: open-circuit fault detected
5	FLAG_OPENCH5	R	Oh	Channel 5 open-circuit fault flag bit. 0x0: open-circuit fault not detected 0x1: open-circuit fault detected
4	FLAG_OPENCH4	R	Oh	Channel 4 open-circuit fault flag bit. 0x0: open-circuit fault not detected 0x1: open-circuit fault detected
3	FLAG_OPENCH3	R	0h	Channel 3 open-circuit fault flag bit. 0x0: open-circuit fault not detected 0x1: open-circuit fault detected
2	FLAG_OPENCH2	R	0h	Channel 2 open-circuit fault flag bit. 0x0: open-circuit fault not detected 0x1: open-circuit fault detected
1	FLAG_OPENCH1	R	Oh	Channel 1 open-circuit fault flag bit. 0x0: open-circuit fault not detected 0x1: open-circuit fault detected
0	FLAG_OPENCH0	R	0h	Channel 1 open-circuit fault flag bit. 0x0: open-circuit fault not detected 0x1: open-circuit fault detected



# 7.6.1.62 FLAG12 Register (Offset = 7Ch) [reset = 0h]

FLAG12 is shown in 図 7-80 and described in 表 7-77.

Return to the Summary Table.

Users read this register to understand if there is any LED open-circuit fault detected.

#### 図 7-80. FLAG12 Register

			• •	U			
7	6	5	4	3	2	1	0
	RESE	RVED		FLAG_OPENC H11	FLAG_OPENC H10	FLAG_OPENC H9	FLAG_OPENC H8
	R-0	Dh		R-0h	R-0h	R-0h	R-0h

#### 表 7-77. FLAG12 Register Field Descriptions

Dit	Field			
Bit	Field	Туре	Reset	Description
7-4	RESERVED	ED R Oh		RESERVED
3	FLAG_OPENCH11	ENCH11 R Oh		Channel 11 open-circuit fault flag bit. 0x0: open-circuit fault not detected 0x1: open-circuit fault detected
2	FLAG_OPENCH10	R	Oh	Channel 10 open-circuit fault flag bit. 0x0: open-circuit fault not detected 0x1: open-circuit fault detected
1	FLAG_OPENCH9	R	Oh	Channel 9 open-circuit fault flag bit. 0x0: open-circuit fault not detected 0x1: open-circuit fault detected
0	FLAG_OPENCH8	R	Oh	Channel 8 open-circuit fault flag bit. 0x0: open-circuit fault not detected 0x1: open-circuit fault detected



## 7.6.1.63 FLAG13 Register (Offset = 7Dh) [reset = 0h]

FLAG13 is shown in  $\boxtimes$  7-81 and described in  $\cancel{5}$  7-78.

Return to the Summary Table.

Users read this register to understand if there is any LED short-circuit fault detected.

	図 7-81. FLAG13 Register										
7 6 5 4 3 2 1 0											
FLAG_SHORT CH7	FLAG_SHORT CH6	FLAG_SHORT CH5	FLAG_SHORT CH4	FLAG_SHORT CH3	FLAG_SHORT CH2	FLAG_SHORT CH1	FLAG_SHORT CH0				
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h				

表 7-78. FLAG13 Register Field Descriptions	5
--	---

Bit	Field	Туре	Reset	Description
7	FLAG_SHORTCH7	R	0h	Channel 7 short-circuit fault flag bit. 0x0: short-circuit fault not detected 0x1: short-circuit fault detected
6	FLAG_SHORTCH6	R	0h	Channel 6 short-circuit fault flag bit. 0x0: short-circuit fault not detected 0x1: short-circuit fault detected
5	FLAG_SHORTCH5	R	0h	Channel 5 short-circuit fault flag bit. 0x0: short-circuit fault not detected 0x1: short-circuit fault detected
4	FLAG_SHORTCH4	R	0h	Channel 4 short-circuit fault flag bit. 0x0: short-circuit fault not detected 0x1: short-circuit fault detected
3	FLAG_SHORTCH3	R	0h	Channel 3 short-circuit fault flag bit. 0x0: short-circuit fault not detected 0x1: short-circuit fault detected
2	FLAG_SHORTCH2	R	Oh	Channel 2 short-circuit fault flag bit. 0x0: short-circuit fault not detected 0x1: short-circuit fault detected
1	FLAG_SHORTCH1	R	0h	Channel 1 short-circuit fault flag bit. 0x0: short-circuit fault not detected 0x1: short-circuit fault detected
0	FLAG_SHORTCH0	R	Oh	Channel 0 short-circuit fault flag bit. 0x0: short-circuit fault not detected 0x1: short-circuit fault detected



# 7.6.1.64 FLAG14 Register (Offset = 7Eh) [reset = 0h]

FLAG14 is shown in 図 7-82 and described in 表 7-79.

Return to the Summary Table.

Users read this register to understand if there is any LED short-circuit fault detected.

#### 図 7-82. FLAG14 Register

				•			
7	6	5	4	3	2	1	0
	RESE	RVED		FLAG_SHORT CH11	FLAG_SHORT CH10	FLAG_SHORT CH9	FLAG_SHORT CH8
	R-(	Dh		R-0h	R-0h	R-0h	R-0h

#### 表 7-79. FLAG14 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	RESERVED	R	0h	RESERVED
3	FLAG_SHORTCH11	0x0: short-circuit fault not		Channel 11 short-circuit fault flag bit. 0x0: short-circuit fault not detected 0x1: short-circuit fault detected
2	FLAG_SHORTCH10	R	Oh	Channel 10 short-circuit fault flag bit. 0x0: short-circuit fault not detected 0x1: short-circuit fault detected
1	FLAG_SHORTCH9	R	Oh	Channel 9 short-circuit fault flag bit. 0b: short-circuit fault not detected 0x1: short-circuit fault detected
0	FLAG_SHORTCH8	R	Oh	Channel 8 short-circuit fault flag bit. 0x0: short-circuit fault not detected 0x1: short-circuit fault detected



### 7.6.1.65 EEPI0 Register (Offset = 80h) [reset = 3Fh]

EEPI0 is shown in  $\boxtimes$  7-83 and described in  $\cancel{k}$  7-80.

Return to the Summary Table.

EEPROM Output Current Setting for CH0

#### 🖾 7-83. EEPI0 Register

7	6	5	4	3	2	1	0
RESE	RVED			EEP_I	IOUT0		
R	-0h			R/W	-3Fh		

### 表 7-80. EEPI0 Register Field Descriptions

Bit Field Ty		Туре	Reset	Description
7-6	7-6 RESERVED R		0h	RESERVED
5-0	EEP_IOUT0	R/W	3Fh	Output current setting for OUT0



# 7.6.1.66 EEPI1 Register (Offset = 81h) [reset = 3Fh]

EEPI1 is shown in  $\boxtimes$  7-84 and described in  $\cancel{k}$  7-81.

Return to the Summary Table.

EEPROM Output Current Setting for CH1

図 7-84. EEPI1 Register										
7	7 6 5 4 3 2 1 0									
RESE	RVED			EEP_	IOUT1					
R-0h R/W-3Fh										

# 表 7-81. EEPI1 Register Field Descriptions

Bit Field Type		Туре	Reset	Description
7-6	7-6 RESERVED R		0h	RESERVED
5-0	EEP_IOUT1	R/W	3Fh	Output current setting for OUT1



### 7.6.1.67 EEPI2 Register (Offset = 82h) [reset = 3Fh]

EEPI2 is shown in  $\boxtimes$  7-85 and described in  $\cancel{5}$  7-82.

Return to the Summary Table.

EEPROM Output Current Setting for CH2

図 7-85. EEPI2 Register										
7	7 6 5 4 3 2 1 0									
RESE	RVED			EEP_	IOUT2					
R	-0h			R/W	-3Fh					

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R	0h	RESERVED
5-0	EEP_IOUT2	R/W	3Fh	Output current setting for OUT2



# 7.6.1.68 EEPI3 Register (Offset = 83h) [reset = 3Fh]

EEPI3 is shown in  $\boxtimes$  7-86 and described in  $\cancel{k}$  7-83.

Return to the Summary Table.

EEPROM Output Current Setting for CH3

図 7-86. EEPI3 Register								
7	6	5	4	3	2	1	0	
RESERVED		EEP_IOUT3						
R-0h		R/W-3Fh						

# 表 7-83. EEPI3 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R	0h	RESERVED
5-0	EEP_IOUT3	R/W	3Fh	Output current setting for OUT3



# 7.6.1.69 EEPI4 Register (Offset = 84h) [reset = 3Fh]

EEPI4 is shown in 図 7-87 and described in 表 7-84.

Return to the Summary Table.

EEPROM Output Current Setting for CH4

	図 7-87. EEPI4 Register								
7	6	5	4	3	2	1	0		
RESE	RESERVED		EEP_IOUT4						
R-	0h	R/W-3Fh							

表 7-84.	<b>EEPI4</b> Regist	er Field Descr	iptions
241011	EEI IT Itogiot		

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R	0h	RESERVED
5-0	EEP_IOUT4	R/W	3Fh	Output current setting for OUT4

Copyright © 2022 Texas Instruments Incorporated



# 7.6.1.70 EEPI5 Register (Offset = 85h) [reset = 3Fh]

EEPI5 is shown in  $\boxtimes$  7-88 and described in  $\cancel{k}$  7-85.

Return to the Summary Table.

EEPROM Output Current Setting for CH5

	🖾 7-88. EEF	PI5 Register	
_		0	0

7	6	5	4	3	2	1	0
RESE	RVED			EEP_I	OUT5		
R-	0h			R/W-	-3Fh		

### 表 7-85. EEPI5 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R	0h	RESERVED
5-0	EEP_IOUT5	R/W	3Fh	Output current setting for OUT5



### 7.6.1.71 EEPI6 Register (Offset = 86h) [reset = 3Fh]

EEPI6 is shown in 図 7-89 and described in 表 7-86.

Return to the Summary Table.

EEPROM Output Current Setting for CH6

図 7-89. EEPI6 Register								
7	6	5	4	3	2	1	0	
RESERVED								
R-	•0h	R/W-3Fh						

### 表 7-86. EEPI6 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R	0h	RESERVED
5-0	EEP_IOUT6	R/W	3Fh	Output current setting for OUT6



# 7.6.1.72 EEPI7 Register (Offset = 87h) [reset = 3Fh]

EEPI7 is shown in  $\boxtimes$  7-90 and described in  $\cancel{k}$  7-87.

Return to the Summary Table.

EEPROM Output Current Setting for CH7

図 7-90. EEPI7 Register									
7	6	5	4	3	2	1	0		
RESE	RVED			EEP_I	OUT7				
R-	0h			R/W	-3Fh				

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R	0h	RESERVED
5-0	EEP_IOUT7	R/W	3Fh	Output current setting for OUT7



### 7.6.1.73 EEPI8 Register (Offset = 88h) [reset = 3Fh]

EEPI8 is shown in 図 7-91 and described in 表 7-88.

Return to the Summary Table.

EEPROM Output Current Setting for CH8

図 7-91. EEPI8 Register										
7	6	5	4	3	2	1	0			
RESE	RVED			EEP_	IOUT8					
R-0h		R/W-3Fh								

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R	0h	RESERVED
5-0	EEP_IOUT8	R/W	3Fh	Output current setting for OUT8

Copyright © 2022 Texas Instruments Incorporated



# 7.6.1.74 EEPI9 Register (Offset = 89h) [reset = 3Fh]

EEPI9 is shown in  $\boxtimes$  7-92 and described in  $\cancel{k}$  7-89.

Return to the Summary Table.

EEPROM Output Current Setting for CH9

🖾 7-92	. EEPI9	Register	
--------	---------	----------	--

7	6	5	4	3	2	1	0
RESE	RVED			EEP_	IOUT9		
R-	·0h			R/W	'-3Fh		

### 表 7-89. EEPI9 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R	0h	RESERVED
5-0	EEP_IOUT9	R/W	3Fh	Output current setting for OUT9



### 7.6.1.75 EEPI10 Register (Offset = 8Ah) [reset = 3Fh]

EEPI10 is shown in  $\boxtimes$  7-93 and described in  $\cancel{k}$  7-90.

Return to the Summary Table.

EEPROM Output Current Setting for CH10

#### 図 7-93. EEPI10 Register

7	6	5	4	3	2	1	0
RESERVED				EEP_I	OUT10		
F	የ-0h			R/W	'-3Fh		

#### 表 7-90. EEPI10 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R	0h	RESERVED
5-0	EEP_IOUT10	R/W	3Fh	Output current setting for OUT10



## 7.6.1.76 EEPI11 Register (Offset = 8Bh) [reset = 3Fh]

EEPI11 is shown in 図 7-94 and described in 表 7-91.

Return to the Summary Table.

**EEPROM Output Current Setting for CH11** 

#### 🖾 7-94. EEPI11 Register

7	6	5	4	3	2	1	0
RESE	RVED			EEP_I	OUT11		
R	-0h			R/W	-3Fh		

### 表 7-91. EEPI11 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R	0h	RESERVED
5-0	EEP_IOUT11	R/W	3Fh	Output current setting for OUT11



## 7.6.1.77 EEPP0 Register (Offset = A0h) [reset = FFh]

EEPP0 is shown in  $\boxtimes$  7-95 and described in  $\cancel{k}$  7-92.

Return to the Summary Table.

EEPROM Output PWM Duty-cycle Setting for CH0

	図 7-95. EEPP0 Register											
7	6	5	4	3	2	1	0					
			EEP_PV	VMOUT0								
			R/W	-FFh								
			R/W	-FFh								

#### 表 7-92. EEPP0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	EEP_PWMOUT0	R/W	FFh	PWM Dutycycle EEPROM Register Setting for CH0



# 7.6.1.78 EEPP1 Register (Offset = A1h) [reset = FFh]

EEPP1 is shown in  $\boxtimes$  7-96 and described in  $\oiint$  7-93.

Return to the Summary Table.

EEPROM Output PWM Duty-cycle Setting for CH1

	図 7-96. EEPP1 Register											
7	6	5	4	3	2	1	0					
	EEP_PWMOUT1											
			R/W	′-FFh								

### 表 7-93. EEPP1 Register Field Descriptions

E	Bit	Field	Туре	Reset	Description
7	7-0	EEP_PWMOUT1	R/W	FFh	PWM Dutycycle EEPROM Register Setting for CH1



### 7.6.1.79 EEPP2 Register (Offset = A2h) [reset = FFh]

EEPP2 is shown in  $\boxtimes$  7-97 and described in  $\cancel{5}$  7-94.

Return to the Summary Table.

EEPROM Output PWM Duty-cycle Setting for CH2

	図 7-97. EEPP2 Register											
7 6 5 4 3 2 1 0												
			EEP_PV	VMOUT2								
	R/W-FFh											

#### 表 7-94. EEPP2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	EEP_PWMOUT2	R/W	FFh	PWM Dutycycle EEPROM Register Setting for CH2



# 7.6.1.80 EEPP3 Register (Offset = A3h) [reset = FFh]

EEPP3 is shown in  $\boxtimes$  7-98 and described in  $\cancel{k}$  7-95.

Return to the Summary Table.

EEPROM Output PWM Duty-cycle Setting for CH3

7 6 5 4 3 2 1	0									
	v									
EEP_PWMOUT3										
R/W-FFh										

### 表 7-95. EEPP3 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	EEP_PWMOUT3	R/W	FFh	PWM Dutycycle EEPROM Register Setting for CH3



## 7.6.1.81 EEPP4 Register (Offset = A4h) [reset = FFh]

EEPP4 is shown in 図 7-99 and described in 表 7-96.

Return to the Summary Table.

EEPROM Output PWM Duty-cycle Setting for CH4

	図 7-99. EEPP4 Register											
7	6	5	4	3	2	1	0					
			EEP_PV	VMOUT4								
			R/W	-FFh								

#### 表 7-96. EEPP4 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	EEP_PWMOUT4	R/W	FFh	PWM Dutycycle EEPROM Register Setting for CH4

133



## 7.6.1.82 EEPP5 Register (Offset = A5h) [reset = FFh]

EEPP5 is shown in  $\boxtimes$  7-100 and described in  $\cancel{5}$  7-97.

Return to the Summary Table.

EEPROM Output PWM Duty-cycle Setting for CH5

	図 7-100. EEPP5 Register											
7	6	5	4	3	2	1	0					
	EEP_PWMOUT5											
			R/W-	-FFh								

#### 表 7-97. EEPP5 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	EEP_PWMOUT5	R/W	FFh	PWM Dutycycle EEPROM Register Setting for CH5



### 7.6.1.83 EEPP6 Register (Offset = A6h) [reset = FFh]

EEPP6 is shown in  $\boxtimes$  7-101 and described in  $\cancel{k}$  7-98.

Return to the Summary Table.

EEPROM Output PWM Duty-cycle Setting for CH6

図 7-101. EEPP6 Register										
7	6	5	4	3	2	1	0			
			EEP_PW	VMOUT6						
R/W-FFh										

#### 表 7-98. EEPP6 Register Field Descriptions

E	Bit	Field	Туре	Reset	Description
7	7-0	EEP_PWMOUT6	R/W	FFh	PWM Dutycycle EEPROM Register Setting for CH6



## 7.6.1.84 EEPP7 Register (Offset = A7h) [reset = FFh]

EEPP7 is shown in  $\boxtimes$  7-102 and described in  $\oiint$  7-99.

Return to the Summary Table.

EEPROM Output PWM Duty-cycle Setting for CH7

図 7-102. EEPP7 Register										
7	7 6 5 4 3 2 1 0									
	EEP_PWMOUT7									
	R/W-FFh									

#### 表 7-99. EEPP7 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	EEP_PWMOUT7	R/W	FFh	PWM Dutycycle EEPROM Register Setting for CH7



## 7.6.1.85 EEPP8 Register (Offset = A8h) [reset = FFh]

EEPP8 is shown in  $\boxtimes$  7-103 and described in  $\cancel{5}$  7-100.

Return to the Summary Table.

EEPROM Output PWM Duty-cycle Setting for CH8

図 7-103. EEPP8 Register										
7 6 5 4 3 2 1 0										
	EEP_PWMOUT8									
	R/W-FFh									

#### 表 7-100. EEPP8 Register Field Descriptions

Bit	t	Field	Туре	Reset	Description
7-0	)	EEP_PWMOUT8	R/W	FFh	PWM Dutycycle EEPROM Register Setting for CH8

137



## 7.6.1.86 EEPP9 Register (Offset = A9h) [reset = FFh]

EEPP9 is shown in  $\boxtimes$  7-104 and described in  $\cancel{5}$  7-101.

Return to the Summary Table.

EEPROM Output PWM Duty-cycle Setting for CH9

図 7-104. EEPP9 Register										
7	7 6 5 4 3 2 1 0									
	EEP_PWMOUT9									
	R/W-FFh									

### 表 7-101. EEPP9 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	EEP_PWMOUT9	R/W	FFh	PWM Dutycycle EEPROM Register Setting for CH9



### 7.6.1.87 EEPP10 Register (Offset = AAh) [reset = FFh]

EEPP10 is shown in  $\boxtimes$  7-105 and described in  $\oiint$  7-102.

Return to the Summary Table.

EEPROM Output PWM Duty-cycle Setting for CH10

	凶 7-105. EEPP10 Register									
7 6 5 4 3 2 1 0										
	EEP_PWMOUT10									
R/W-FFh										

#### 表 7-102. EEPP10 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	EEP_PWMOUT10	R/W	FFh	PWM Dutycycle EEPROM Register Setting for CH10



## 7.6.1.88 EEPP11 Register (Offset = ABh) [reset = FFh]

EEPP11 is shown in  $\boxtimes$  7-106 and described in  $\oiint$  7-103.

Return to the Summary Table.

EEPROM Output PWM Duty-cycle Setting for CH11

図 7-106. EEPP11 Register									
7 6 5 4 3 2 1 0									
EEP_PWMOUT11									
R/W-FFh									
	6	6 5	6 5 4 EEP_PW	6         5         4         3           EEP_PWMOUT11	6         5         4         3         2           EEP_PWMOUT11         EEP_PWMOUT11	-			

#### 表 7-103. EEPP11 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	EEP_PWMOUT11	R/W	FFh	PWM Dutycycle EEPROM Register Setting for CH11



#### 7.6.1.89 EEPM0 Register (Offset = C0h) [reset = 0h]

EEPM0 is shown in 図 7-107 and described in 表 7-104.

Return to the Summary Table.

Channel enable setting in fail-safe state 0 for channel 0 to 7.

図 7-107. EEPM0 Register							
7	6	5	4	3	2	1	0
EEP_FS0CH7	EEP_FS0CH6	EEP_FS0CH5	EEP_FS0CH4	EEP_FS0CH3	EEP_FS0CH2	EEP_FS0CH1	EEP_FS0CH0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

Bit	Field	Туре	Reset	Description
7	EEP_FS0CH7	R/W	Oh	CH7 setting in fail-safe state 0. 0h = Disabled 1h = Enabled
6	EEP_FS0CH6	R/W	Oh	CH6 setting in fail-safe state 0. 0h = Disabled 1h = Enabled
5	EEP_FS0CH5	R/W	Oh	CH5 setting in fail-safe state 0. 0h = Disabled 1h = Enabled
4	EEP_FS0CH4	R/W	Oh	CH4 setting in fail-safe state 0. 0h = Disabled 1h = Enabled
3	EEP_FS0CH3	R/W	Oh	CH3 setting in fail-safe state 0. 0h = Disabled 1h = Enabled
2	EEP_FS0CH2	R/W	Oh	CH2 setting in fail-safe state 0. 0h = Disabled 1h = Enabled
1	EEP_FS0CH1	R/W	Oh	CH1 setting in fail-safe state 0. 0h = Disabled 1h = Enabled
0	EEP_FS0CH0	R/W	Oh	CH0 setting in fail-safe state 0. 0h = Disabled 1h = Enabled

#### 表 7-104. EEPM0 Register Field Descriptions



## 7.6.1.90 EEPM1 Register (Offset = C1h) [reset = 0h]

EEPM1 is shown in  $\boxtimes$  7-108 and described in  $\cancel{5}$  7-105.

Return to the Summary Table.

Channel enable setting in fail-safe state 0 for channel 8 to 11.

図 7-108. EEPM1 Register							
7	6	5	4	3	2	1	0
RESERVED				EEP_FS0CH11	EEP_FS0CH10	EEP_FS0CH9	EEP_FS0CH8
R-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

Bit	Field	Туре	Reset	Description
7-4	RESERVED	R	0h	RESERVED
3	EEP_FS0CH11	R/W	Oh	CH11 setting in fail-safe state 0. 0h = Disabled 1h = Enabled
2	EEP_FS0CH10	R/W	Oh	CH10 setting in fail-safe state 0. 0h = Disabled 1h = Enabled
1	EEP_FS0CH9	R/W	Oh	CH9 setting in fail-safe state 0. 0h = Disabled 1h = Enabled
0	EEP_FS0CH8	R/W	Oh	CH8 setting in fail-safe state 0. 0h = Disabled 1h = Enabled

#### 表 7-105. EEPM1 Register Field Descriptions



#### 7.6.1.91 EEPM2 Register (Offset = C2h) [reset = FFh]

EEPM2 is shown in 図 7-109 and described in 表 7-106.

Return to the Summary Table.

Channel enable setting in fail-safe state 1 for channel 0 to 7.

	図 7-109. EEPM2 Register							
7	6	5	4	3	2	1	0	
EEP_FS1CH7	EEP_FS1CH6	EEP_FS1CH5	EEP_FS1CH4	EEP_FS1CH3	EEP_FS1CH2	EEP_FS1CH1	EEP_FS1CH0	
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	

Bit	Field	Туре	Reset	Description
7	EEP_FS1CH7	R/W	1h	CH7 setting in fail-safe state 1. 0h = Disabled 1h = Enabled
6	EEP_FS1CH6	R/W	1h	CH6 setting in fail-safe state 1. 0h = Disabled 1h = Enabled
5	EEP_FS1CH5	R/W	1h	CH5 setting in fail-safe state 1. 0h = Disabled 1h = Enabled
4	EEP_FS1CH4	R/W	1h	CH4 setting in fail-safe state 1. 0h = Disabled 1h = Enabled
3	EEP_FS1CH3	R/W	1h	CH3 setting in fail-safe state 1. 0h = Disabled 1h = Enabled
2	EEP_FS1CH2	R/W	1h	CH2 setting in fail-safe state 1. 0h = Disabled 1h = Enabled
1	EEP_FS1CH1	R/W	1h	CH1 setting in fail-safe state 1. 0h = Disabled 1h = Enabled
0	EEP_FS1CH0	R/W	1h	CH0 setting in fail-safe state 1. 0h = Disabled 1h = Enabled

#### 表 7-106. EEPM2 Register Field Descriptions



## 7.6.1.92 EEPM3 Register (Offset = C3h) [reset = Fh]

EEPM3 is shown in 図 7-110 and described in 表 7-107.

Return to the Summary Table.

Channel enable setting in fail-safe state 1 for channel 8 to 11.

	図 7-110. EEPM3 Register							
7	6	5	4	3	2	1	0	
	RESE	RVED		EEP_FS1CH11	EEP_FS1CH10	EEP_FS1CH9	EEP_FS1CH8	
R-0h				R/W-1h	R/W-1h	R/W-1h	R/W-1h	

Bit	Field	Туре	Reset	Description			
7-4	RESERVED	R	0h	RESERVED			
3	EEP_FS1CH11	R/W	1h	CH11 setting in fail-safe state 1. 0h = Disabled 1h = Enabled			
2	EEP_FS1CH10	R/W	1h	CH10 setting in fail-safe state 1. 0h = Disabled 1h = Enabled			
1	EEP_FS1CH9	R/W	1h	CH9 setting in fail-safe state 1. 0h = Disabled 1h = Enabled			
0	EEP_FS1CH8	R/W	1h	CH8 setting in fail-safe state 1. 0h = Disabled 1h = Enabled			

#### 表 7-107. EEPM3 Register Field Descriptions



#### 7.6.1.93 EEPM4 Register (Offset = C4h) [reset = FFh]

EEPM4 is shown in  $\boxtimes$  7-111 and described in  $\cancel{5}$  7-108.

Return to the Summary Table.

図 7-111. EEPM4 Register								
7	6	5	4	3	2	1	0	
EEP_DIAGENC H7	EEP_DIAGENC H6	EEP_DIAGENC H5	EEP_DIAGENC H4	EEP_DIAGENC H3	EEP_DIAGENC H2	EEP_DIAGENC H1	EEP_DIAGENC H0	
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	

Bit	Field	Туре	Reset	Description
7	EEP_DIAGENCH7	R/W	1h	Channel 7 diagnostics enable EEPROM register. Oh = Disabled 1h = Enabled
6	EEP_DIAGENCH6	R/W	1h	Channel 6 diagnostics enable EEPROM register. 0h = Disabled 1h = Enabled
5	EEP_DIAGENCH5	R/W	1h	Channel 5 diagnostics enable EEPROM register. 0h = Disabled 1h = Enabled
4	EEP_DIAGENCH4	R/W	1h	Channel 4 diagnostics enable EEPROM register. 0h = Disabled 1h = Enabled
3	EEP_DIAGENCH3	R/W	1h	Channel 3 diagnostics enable EEPROM register. 0h = Disabled 1h = Enabled
2	EEP_DIAGENCH2	R/W	1h	Channel 2 diagnostics enable EEPROM register. 0h = Disabled 1h = Enabled
1	EEP_DIAGENCH1	R/W	1h	Channel 1 diagnostics enable EEPROM register. 0h = Disabled 1h = Enabled
0	EEP_DIAGENCH0	R/W	1h	Channel 0 diagnostics enable EEPROM register. 0h = Disabled 1h = Enabled

### 表 7-108. EEPM4 Register Field Descriptions



## 7.6.1.94 EEPM5 Register (Offset = C5h) [reset = Fh]

EEPM5 is shown in  $\boxtimes$  7-112 and described in  $\oiint$  7-109.

Return to the Summary Table.

図 7-112. EEPM5 Register									
7	6	5	4	3	2	1	0		
	RESE	RVED		EEP_DIAGENC H11	EEP_DIAGENC H10	EEP_DIAGENC H9	EEP_DIAGENC H8		
	R-	0h		R/W-1h	R/W-1h	R/W-1h	R/W-1h		

Bit	Field	Туре	Reset	Description
7-4	RESERVED	R	0h	RESERVED
3	EEP_DIAGENCH11	R/W	1h	Channel 11 diagnostics enable EEPROM register. 0h = Disabled 1h = Enabled
2	EEP_DIAGENCH10	R/W	1h	Channel 10 diagnostics enable EEPROM register. 0h = Disabled 1h = Enabled
1	EEP_DIAGENCH9	R/W	1h	Channel 9 diagnostics enable EEPROM register. 0h = Disabled 1h = Enabled
0	EEP_DIAGENCH8	R/W	1h	Channel 8 diagnostics enable EEPROM register. 0h = Disabled 1h = Enabled

## 表 7-109. EEPM5 Register Field Descriptions



#### 7.6.1.95 EEPM6 Register (Offset = C6h) [reset = 0h]

EEPM6 is shown in  $\boxtimes$  7-113 and described in  $\cancel{5}$  7-110.

Return to the Summary Table.

	図 7-113. EEPM6 Register									
7	6	5	4	3	2	1	0			
RESERVED	EEP_LDO	RESERVED	EEP_EXPEN		EEP_DE	VADDR				
R-0h	R/W-0h	R-0h	R/W-0h		R/W	-0h				

BitFieldTypeResetDescription7RESERVEDR0hRESERVED6EEP_LDOR/W0hLDO output voltage setting. 0h = 5.0 V 1h = 4.4 V5RESERVEDR0hRESERVED4EEP_EXPENR/W0hPWM generator exponetinal dimmng enable register. 0h = Disabled 1h = Enabled3-0EEP_DEVADDRR/W0hDevice slave address EEPROM register 0h = slave address is 0000b 1h = slave address is 0011b 2h = slave address is 0110b	
6       EEP_LDO       R/W       0h       LDO output voltage setting. 0h = 5.0 V 1h = 4.4 V         5       RESERVED       R       0h       RESERVED         4       EEP_EXPEN       R/W       0h       PWM generator exponetinal dimmng enable register. 0h = Disabled 1h = Enabled         3-0       EEP_DEVADDR       R/W       0h       Device slave address EEPROM register 0h = slave address is 0000b 1h = slave address is 001b 2h = slave address is 001b 3h = slave address is 001b 3h = slave address is 011b 4h = slave address is 010b 5h = slave address is 010b	
Oh = 5.0 V 1h = 4.4 V5RESERVEDR0hRESERVED4EEP_EXPENR/W0hPWM generator exponetinal dimmng enable register. 0h = Disabled 1h = Enabled3-0EEP_DEVADDRR/W0hDevice slave address EEPROM register 0h = slave address is 0000b 1h = slave address is 0001b 2h = slave address is 0010b 3h = slave address is 010b 5h = slave address is 010b	
Image: state in the state in	
5       RESERVED       R       0h       RESERVED         4       EEP_EXPEN       R/W       0h       PWM generator exponetinal dimmng enable register. 0h = Disabled 1h = Enabled         3-0       EEP_DEVADDR       R/W       0h       Device slave address EEPROM register 0h = slave address is 0000b 1h = slave address is 0001b 2h = slave address is 0010b 3h = slave address is 0010b 3h = slave address is 010b 5h = slave address is 010b	
4       EEP_EXPEN       R/W       0h       PWM generator exponetinal dimmng enable register. 0h = Disabled 1h = Enabled         3-0       EEP_DEVADDR       R/W       0h       Device slave address EEPROM register 0h = slave address is 0000b 1h = slave address is 0001b 2h = slave address is 0010b 3h = slave address is 0010b 3h = slave address is 0010b 5h = slave address is 010b	
3-0       EEP_DEVADDR       R/W       0h       Device slave address EEPROM register         0h = Disabled       1h = Enabled         3-0       EEP_DEVADDR       R/W       0h         0h = slave address is 0000b       1h = slave address is 0000b         1h = slave address is 0010b       2h = slave address is 0010b         3h = slave address is 0010b       3h = slave address is 010b         3h = slave address is 0100b       5h = slave address is 0101b	
3-0       EEP_DEVADDR       R/W       0h       Device slave address EEPROM register 0h = slave address is 0000b 1h = slave address is 0010b 2h = slave address is 0010b 3h = slave address is 0010b 3h = slave address is 011b 4h = slave address is 0100b 5h = slave address is 0101b	
3-0       EEP_DEVADDR       R/W       0h       Device slave address EEPROM register         0h = slave address is 0000b       1h = slave address is 0001b       2h = slave address is 0010b         3h = slave address is 0010b       3h = slave address is 0010b         3h = slave address is 010b       3h = slave address is 010b         3h = slave address is 0100b       3h = slave address is 0100b         3h = slave address is 0100b       3h = slave address is 0101b	
0h = slave address is 0000b         1h = slave address is 0001b         2h = slave address is 0010b         3h = slave address is 0011b         4h = slave address is 0100b         5h = slave address is 0101b	
1h = slave address is 0001b2h = slave address is 0010b3h = slave address is 0011b4h = slave address is 0100b5h = slave address is 0101b	
2h = slave address is 0010b 3h = slave address is 0011b 4h = slave address is 0100b 5h = slave address is 0101b	
3h = slave address is 0011b 4h = slave address is 0100b 5h = slave address is 0101b	
4h = slave address is 0100b5h = slave address is 0101b	
5h = slave address is 0101b	
6h = slave address is 0110b	
7h = slave address is 0111b	
8h = slave address is 1000b	
9h = slave address is 1001b	
Ah = slave address is 1010b	
Bh = slave address is 1011b	
Ch = slave address is 1100b	
Dh = slave address is 1101b	
Eh = slave address is 1110b	
Fh = slave address is 1111b	
Reset value is 8h for TPS929120A version	

#### 表 7-110. EEPM6 Register Field Descriptions



### 7.6.1.96 EEPM7 Register (Offset = C7h) [reset = A7h]

EEPM7 is shown in  $\boxtimes$  7-114 and described in  $\oiint$  7-111.

Return to the Summary Table.

	図 7-114. EEPM7 Register									
7	6	5	4	3	2	1	0			
	EEP_PW	/MFREQ		EEP_INTADDR	EEP_OFAF	EEP_REF	RANGE			
	R/W	/-Ah		R/W-0h	R/W-1h	R/W-	3h			

Bit	Field	Туре	Reset	Description
7-4	EEP_PWMFREQ	R/W	Ah	PWM frequency selection EEPROM register
				0h = 200 Hz
				1h = 250 Hz
				2h = 300 Hz
				3h = 350 Hz
				4h = 400 Hz
				5h = 500 Hz
				6h = 600 Hz
				7h = 800 Hz
				8h = 1000 Hz
				9h = 1200 Hz
				Ah = 2 kHz
				Bh = 4 kHz
				Ch = 5.9 kHz
				Dh = 7.8 kHz
				Eh = 9.6 kHz
				Fh = 20.8 kHz
3	EEP_INTADDR	R/W	0h	Slave address selection bit.
				0x0: Deivce slave address set by ADDR2/ADDR1/ADDR0 pins
				configuration 0x1: Device slave address set by EEP_DEVADDR EEPROM register
		DAA	41	
2	EEP_OFAF	R/W	1h	Output failure state setting. 0x0: One-fails-others-on.
				0x1: One-fails-all-fail.
1-0	EEP REFRANGE	R/W	3h	Reference current ratio setting EEPROM register
				0h = 64
				1h = 128
				2h = 256
				3h = 512

#### 表 7-111. EEPM7 Register Field Descriptions



#### 7.6.1.97 EEPM8 Register (Offset = C8h) [reset = 3h]

EEPM8 is shown in  $\boxtimes$  7-115 and described in  $\cancel{5}$  7-112.

Return to the Summary Table.

図 7-115. EEPM8 Register									
7	6	5	4	3	2	1	0		
RESERVED		EEP_FLTIMEOUT			EEP_ADCL	OWSUPTH			
R-0h		R/W-0h			R/W	/-3h			

BitFieldTypeResetDescription7RESERVEDR0hREVSERVED6-4EEP_FLTIMEOUTR/W0hPlexWire timeout timer setting EEPROM register. 0h = 1 ms 1h = 125 µs 2h = 250 µs 3h = 500 µs 3h = 500 µs 5h = 2.5 ms 6h = 5 ms 7h = 10 ms3-0EEP_ADCLOWSUPTHR/W3hADC Supply monitor threshold setting EEPROM register. 0h = 5 V 1h = 6 V 2h = 7 V 3h = 8 V 4h = 9 V 5h = 10 V 6h = 11 V 7h = 12 V 8h = 13 V 9h = 14 V Ah = 15 V Bh = 16 V Ch = 17 V Dh = 18 V Eh = 19 V Eh = 19 V Eh = 20 V	(				gister rield Descriptions
6-4       EEP_FLTIMEOUT       R/W       0h       FlexWire timeout timer setting EEPROM register. Oh = 1 ms 1h = 125 µs 2h = 250 µs 3h = 500 µs 4h = 1.25 ms 5h = 2.5 ms 6h = 5 ms 7h = 10 ms          3-0       EEP_ADCLOWSUPTH       R/W       3h       ADC Supply monitor threshold setting EEPROM register. 0h = 5 V 1h = 6 V 2h = 7 V 3h = 8 V 4h = 9 V 5h = 10 V 6h = 11 V 7h = 12 V 8h = 13 V 9h = 14 V Ah = 15 V Bh = 16 V Ch = 17 V Dh = 18 V Eh = 19 V	Bit	Field	Туре	Reset	Description
3-0         EEP_ADCLOWSUPTH         R/W         3h         ADC Supply monitor threshold setting EEPROM register. 0h = 5 v           3-0         EEP_ADCLOWSUPTH         R/W         3h         ADC Supply monitor threshold setting EEPROM register. 0h = 5 v           3-0         EEP_ADCLOWSUPTH         R/W         3h         ADC Supply monitor threshold setting EEPROM register. 0h = 5 v           3-0         EEP_ADCLOWSUPTH         R/W         3h         ADC Supply monitor threshold setting EEPROM register. 0h = 5 v           3-0         EEP_ADCLOWSUPTH         R/W         3h         ADC Supply monitor threshold setting EEPROM register. 0h = 5 v           3-0         EEP_ADCLOWSUPTH         R/W         3h         ADC Supply monitor threshold setting EEPROM register. 0h = 5 v           3h         ADC Supply monitor threshold setting EEPROM register. 0h = 5 v         0h = 5 v           3h = 8 v         4h = 9 v         5h = 10 v           3h = 13 v         9h = 14 v           3h = 15 v         Bh = 16 v           Ch = 17 v         Dh = 18 v           Eh = 19 v         Eh = 19 v	7	RESERVED	R	0h	REVSERVED
$\left \begin{array}{c c c c c c c c c c c c c c c c c c c$	6-4	EEP_FLTIMEOUT	R/W	0h	FlexWire timeout timer setting EEPROM register.
$\begin{array}{ c c c c c } \hline \begin{array}{ c c } \\ \hline \begin{array}{ c c } \\ \hline \end{array} \end{array} \begin{array}{ c c } \hline \begin{array}{ c c } \\ \hline \end{array} \end{array} \begin{array}{ c c } \hline \end{array} \end{array} \begin{array}{ c } \hline \end{array} \end{array} \end{array} \end{array} \begin{array}{ c } \hline \end{array} \end{array} \end{array} \end{array} \begin{array}{ c } \hline \end{array} \end{array} \end{array} \end{array} \end{array} \begin{array}{ c } \hline \end{array} \end{array} \end{array} \end{array} \end{array} \end{array} \begin{array}{ c } \hline \end{array} $					0h = 1 ms
$\begin{array}{ c c c c c } \hline & & & & & & & & & & & & & & & & & & $					1h = 125 μs
3-0       EEP_ADCLOWSUPTH       R/W       3h       ADC Supply monitor threshold setting EEPROM register. Oh = 5 V 1h = 6 V 2h = 7 V 3h = 8 V 4h = 9 V 5h = 10 V 6h = 11 V 7h = 12 V 8h = 13 V 9h = 14 V Ah = 15 V Bh = 16 V Ch = 17 V Dh = 18 V Eh = 19 V					2h = 250 μs
3-0       EEP_ADCLOWSUPTH       R/W       3h       ADC Supply monitor threshold setting EEPROM register. Oh = 5 V         3-0       EEP_ADCLOWSUPTH       R/W       3h       ADC Supply monitor threshold setting EEPROM register. Oh = 5 V         3h = 8 V       4h = 9 V       3h = 8 V       4h = 9 V         3h = 10 V       6h = 11 V       7h = 12 V       8h = 13 V         9h = 14 V       Ah = 15 V       8h = 16 V       Ch = 17 V         9h = 16 V       Ch = 17 V       8h = 16 V       Ch = 17 V         9h = 18 V       Eh = 19 V       8h = 19 V       8h = 19 V					3h = 500 µs
3-0EEP_ADCLOWSUPTHR/W3hADC Supply monitor threshold setting EEPROM register. Oh = 5 V 1h = 6 V 2h = 7 V 3h = 8 V 4h = 9 V 5h = 10 V 6h = 11 V 7h = 12 V 8h = 13 V 9h = 14 V Ah = 15 V Bh = 16 V Ch = 17 V Dh = 18 V Eh = 19 V					4h = 1.25 ms
3-0EEP_ADCLOWSUPTHR/W3hADC Supply monitor threshold setting EEPROM register. Oh = 5 V 1h = 6 V 2h = 7 V 3h = 8 V 4h = 9 V 5h = 10 V 6h = 11 V 7h = 12 V 8h = 13 V 9h = 14 V Ah = 15 V Bh = 16 V Ch = 17 V Bh = 16 V Ch = 17 V Bh = 16 V Ch = 17 V Bh = 18 V Eh = 19 V					5h = 2.5 ms
3-0 EEP_ADCLOWSUPTH R/W 3h ADC Supply monitor threshold setting EEPROM register. 0h = 5 V 1h = 6 V 2h = 7 V 3h = 8 V 4h = 9 V 5h = 10 V 6h = 11 V 7h = 12 V 8h = 13 V 9h = 14 V Ah = 15 V Bh = 16 V Ch = 17 V Dh = 18 V Eh = 19 V					6h = 5 ms
0h = 5 V 1h = 6 V 2h = 7 V 3h = 8 V 4h = 9 V 5h = 10 V 6h = 11 V 7h = 12 V 8h = 13 V 9h = 14 V Ah = 15 V Bh = 16 V Ch = 17 V Dh = 18 V Eh = 19 V					7h = 10 ms
$\begin{array}{c} 1h = 6 \ V \\ 2h = 7 \ V \\ 3h = 8 \ V \\ 4h = 9 \ V \\ 5h = 10 \ V \\ 6h = 11 \ V \\ 7h = 12 \ V \\ 8h = 13 \ V \\ 9h = 14 \ V \\ Ah = 15 \ V \\ Bh = 16 \ V \\ Ch = 17 \ V \\ Dh = 18 \ V \\ Eh = 19 \ V \end{array}$	3-0	EEP_ADCLOWSUPTH	R/W	3h	ADC Supply monitor threshold setting EEPROM register.
$\begin{array}{c} 2h = 7 \ V \\ 3h = 8 \ V \\ 4h = 9 \ V \\ 5h = 10 \ V \\ 6h = 11 \ V \\ 7h = 12 \ V \\ 8h = 13 \ V \\ 9h = 14 \ V \\ Ah = 15 \ V \\ Bh = 16 \ V \\ Ch = 17 \ V \\ Dh = 18 \ V \\ Eh = 19 \ V \end{array}$					0h = 5 V
$\begin{array}{c} 3h = 8 \ V \\ 4h = 9 \ V \\ 5h = 10 \ V \\ 6h = 11 \ V \\ 7h = 12 \ V \\ 8h = 13 \ V \\ 9h = 14 \ V \\ Ah = 15 \ V \\ Bh = 16 \ V \\ Ch = 17 \ V \\ Dh = 18 \ V \\ Eh = 19 \ V \end{array}$					1h = 6 V
$\begin{array}{c} 4h = 9 \ V \\ 5h = 10 \ V \\ 6h = 11 \ V \\ 7h = 12 \ V \\ 8h = 13 \ V \\ 9h = 14 \ V \\ Ah = 15 \ V \\ Bh = 16 \ V \\ Ch = 17 \ V \\ Dh = 18 \ V \\ Eh = 19 \ V \end{array}$					2h = 7 V
					3h = 8 V
6h = 11 V 7h = 12 V 8h = 13 V 9h = 14 V Ah = 15 V Bh = 16 V Ch = 17 V Dh = 18 V Eh = 19 V					4h = 9 V
7h = 12 V 8h = 13 V 9h = 14 V Ah = 15 V Bh = 16 V Ch = 17 V Dh = 18 V Eh = 19 V					5h = 10 V
8h = 13 V 9h = 14 V Ah = 15 V Bh = 16 V Ch = 17 V Dh = 18 V Eh = 19 V					6h = 11 V
9h = 14 V Ah = 15 V Bh = 16 V Ch = 17 V Dh = 18 V Eh = 19 V					7h = 12 V
Ah = 15 V Bh = 16 V Ch = 17 V Dh = 18 V Eh = 19 V					8h = 13 V
Bh = 16 V Ch = 17 V Dh = 18 V Eh = 19 V					9h = 14 V
Ch = 17 V Dh = 18 V Eh = 19 V					Ah = 15 V
Dh = 18 V Eh = 19 V					Bh = 16 V
Eh = 19 V					Ch = 17 V
					Dh = 18 V
Eh = 20 V					Eh = 19 V
					Fh = 20 V

#### 表 7-112. EEPM8 Register Field Descriptions

149



### 7.6.1.98 EEPM9 Register (Offset = C9h) [reset = 0h]

EEPM9 is shown in  $\boxtimes$  7-116 and described in  $\oiint$  7-113.

Return to the Summary Table.

			図 7-116. EEI	PM9 Register			
7	6	5	4	3	2	1	0
	EEP_C	DIOUT			EEP_C	DPW	
	R/W	V-0h		•	R/W	'-0h	

		•	
Field	Туре	Reset	Description
EEP_ODIOUT	R/W	0h	On-demand diagnostics output current setting EEPROM register. 0x0 to 0xE: IOUT = (CONF_ODIOUT*4+1)/64*I(FULL_RANGE) 0xF: ODIOUT is using its channel setting current
EEP_ODPW	R/W	Oh	On-demand diagnostics pulse-width setting EEPROM register. $0h = 100 \ \mu s$ $1h = 20 \ \mu s$ $2h = 30 \ \mu s$ $3h = 50 \ \mu s$ $4h = 80 \ \mu s$ $5h = 150 \ \mu s$ $6h = 200 \ \mu s$ $7h = 300 \ \mu s$ $8h = 500 \ \mu s$ $9h = 800 \ \mu s$ $Ah = 1 \ m s$ $Bh = 1.2 \ m s$ $Ch = 1.5 \ m s$ $Dh = 2 \ m s$ $Eh = 3 \ m s$ $Fh = 5 \ m s$
	EEP_ODIOUT	EEP_ODIOUT R/W	EEP_ODIOUT R/W 0h

#### 表 7-113. EEPM9 Register Field Descriptions



### 7.6.1.99 EEPM10 Register (Offset = CAh) [reset = 0h]

EEPM10 is shown in  $\boxtimes$  7-117 and described in  $\cancel{5}$  7-114.

Return to the Summary Table.

図 7-117. EEPM10 Register											
7	7 6 5 4 3 2 1 0										
	EEP_W	DTIMER			EEP_INI	TTIMER					
	R/V	V-0h	R/W-0h								

Bit	Field	Туре	Reset	Description
7-4	EEP_WDTIMER	R/W	0h	Watchdog timer setting EEPROM register.
				0h = Disabled, do not automatically enter fail-safe state
				1h = 200 μs
				2h = 500 μs
				3h = 1 ms
				4h = 2 ms
				5h = 5 ms
				6h = 10 ms
				7h = 20 ms
				8h = 50 ms
				9h = 100 ms
				Ah = 200 ms
				Bh = 500 ms
				Ch = 0 $\mu$ s; direct enter fail-safe state
				Dh = 0 $\mu$ s; direct enter fail-safe state
				Eh = 0 $\mu$ s; direct enter fail-safe state
				Fh = 0 $\mu$ s; direct enter fail-safe state
3-0	EEP_INITTIMER	R/W	0h	Initialization timer setting EEPROM register.
				0h = 0 ms
				1h = 50 ms
				2h = 20 ms
				3h = 10 ms
				4h = 5 ms
				5h = 2 ms
				6h = 1 ms
				7h = 500 μs
				8h = 200 μs
				9h = 100 μs
				Ah = 50 μs
				Bh = 50 μs
				Ch = 50 μs
				Dh = 50 μs
				Eh = 50 μs
				Fh = 50 μs

## 表 7-114. EEPM10 Register Field Descriptions



### 7.6.1.100 EEPM11 Register (Offset = CBh) [reset = 0h]

EEPM11 is shown in  $\boxtimes$  7-118 and described in  $\oiint$  7-115.

Return to the Summary Table.

	図 7-118. EEPM11 Register										
7	7 6 5 4 3 2 1 0										
	EEP_ADCSHORTTH										
			R/V	V-0h							

#### 表 7-115. EEPM11 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	EEP_ADCSHORTTH	R/W	0h	ADC short detection threshold setting EEPROM register



### 7.6.1.101 EEPM15 Register (Offset = CFh) [reset = 23h]

EEPM15 is shown in  $\boxtimes$  7-119 and described in  $\oiint$  7-116.

Return to the Summary Table.

	図 7-119. EEPM15 Register											
7	7 6 5 4 3 2 1 0											
	EEP_CRC											
			R/W	′-B3h								

#### 表 7-116. EEPM15 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	EEP_CRC	R/W	B3h	CRC reference for all EEPROM register, manufacture default CRC code is B3h for TPS929120 and 09h for TPS929120A version.



## 8 Application and Implementation

Note

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を 保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことに なります。また、お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要がありま す。

## 8.1 Application Information


The TPS929120-Q1 device with FlexWire interface easily generates independent brightness and ON/OFF control for large amount LED units. It allows each single LED as a pixel in large LED array or string to display a complicated pattern or animation under accurate control. The FlexWire interface also uses the CAN physical layer through external CAN transceiver for data transmission between master controller (MCU) and TPS929120-Q1, which allows the TPS929120-Q1 to be controlled by control module far away in long distance. With these features, the single TPS929120-Q1 or multiple TPS929120-Q1 devices can drive large volume LEDs with digital control interface for automotive rear-lamp applications. The long distance, reliable off-board communication with high EMC performance simplifies the system design in lower cost for automotive application.

The TPS929120-Q1 also operates as a standalone LED driver without master controller. The fail-safe state is design to ensure the TPS929120-Q1 keeps operating in case the communication loss or master controller (MCU) damaged. TPS929120-Q1 can also use the fail-safe state without master-controller design for traditional automotive rear-lamp applications.


### 8.2 Typical Application

#### 8.2.1 Smart Rear Lamp With Distributed LED drivers

Use multiple TPS929120-Q1 device to control large numbers of LED pixels for rear-lamp animation.











#### 8.2.2 Design Requirements

Input voltage ranges from 9 V to 16 V, and a total of 60 LED strings with 3 LEDs in each string are required in one rear-lamp housing. The 60 LED strings must be controlled independently to achieve the animation effect. The maximum forward voltage of single LED  $V_{(F\_MAX)} = 2.5$  V, minimum forward voltage  $V_{(F\_MIN)} = 1.9$  V, and each string current  $I_{(LED)} = 50$  mA. The 36 strings of LED, and 24 strings of LED and MCU must be placed in three different boards due to the shape of the rear-lamp housing.

#### 8.2.3 Detailed Design Procedure

**STEP1:** Determine the architecture at system level.

Because MCU is located in a speared board to the LED boards, the CAN physical layer must be utilized for offboard long distance communication between LED driver boards and MCU board. The overall system block diagram is shown in  $\boxtimes$  8-2 and the typical schematic for 24 strings of LED board is shown in  $\boxtimes$  8-2. The pullup resistors for RX and TX interface may or may not be required, depending the model of the CAN transceiver. Normally the pullup resistor value for RX and TX must be about 10 k $\Omega$ . TI recommends putting a 4.7- $\mu$ F ceramic capacitor on the VLDO output to keep the voltage stable. Because only one CAN transceiver is required per one PCB board, the CAN transceiver must only be powered by one LDO output of the TPS929120-Q1. DO NOT tie the LDO outputs for all TPS929120-Q1 in one PCB board. TI also recommends placing a 4.7- $\mu$ F decoupling ceramic capacitor close to the SUPPLY pin of each TPS929120-Q1 to obtain good EMC performance.

STEP2: Thermal analysis for the worst application conditions.

Normally the thermal analysis is necessary for linear LED-driver applications to ensure that the operation junction temperature of TPS929120-Q1 is well managed. The total power consumption on the TPS929120-Q1 itself is one important factor determining operation junction temperature, and it can be calculated by using Equation 8.

$$\mathsf{P}_{(\mathsf{MAX})} = \left(\mathsf{V}_{(\mathsf{SUPPLY}_{\mathsf{MAX}})} - \mathsf{V}_{(\mathsf{LED}_{\mathsf{MIN}})}\right) \times \mathsf{I}_{(\mathsf{CH})} \times \mathsf{N}_{(\mathsf{CH})}$$

#### where

- V<sub>(SPPLY MAX)</sub> is maximum supply voltage
- V<sub>(LED MIN)</sub> is minimum output voltage
- I<sub>(CH)</sub> is channel current
- N<sub>(CH)</sub> is number of used channels

Based on the worst-case analysis for maximum power consumption on device, either optimizing PCB layout for better power dissipation as *Layout Example* describing or implementing a DC-to-DC converter in previous stage on MCU board can be considered. The DC-to-DC such as a buck converter or buck-boost converter can regulate the batter voltage to be a stable supply for the TPS929120-Q1 with sufficient headroom. It minimizes the power combustion on the TPS929120-Q1 itself as well as the whole system. In this application, the DC-to-DC converter with 8.5-V output voltage can make sure current output on each output channel of TPS929120-Q1 is stable. The calculated maximum power dissipation on the device is 1.68 W as Equation 9.

$$\begin{split} P_{(MAX)} &= \left( V_{(SUPPLY\_REG)} - V_{(LED\_MIN)} \right) \times I_{(CH)} \times N_{(CH)} \\ &= \left( 8.5 - 1.9 \times 3 \right) \times 0.05 \times 12 = 1.68 W \end{split}$$

where

- V<sub>(SPPLY\_MAX)</sub> is maximum supply voltage
- V<sub>(LED MIN)</sub> is minimum output voltage
- I<sub>(CH)</sub> is channel current
- N<sub>(CH)</sub> is number of used channels

STEP3: Set up the slave address for individual TPS929120-Q1.

(8)

(9)



(10)

The slave address of TPS929120-Q1 can be configured by ADDR2/ADDR1/ADDR0 pins or EEP\_DEVADDR selected by EEP\_INTADDR. The detail description is explained in *UART Interface Address Setting*. If the total number of TPS929120-Q1 is less than 8, TI recommends using ADDR2/ADDR1/ADDR0 pins for slave device configuration.

#### **STEP4:** DC current setup for each LED string.

The DC current for all output channel can be programable by external resistor,  $R_{(REF)}$  and internal register CONF\_REFRANGE. The resistor value can be calculated by using  $\boxtimes$  8-2. The manufacturer default value for  $K_{(REF)}$  is 512. If the other number rather than 512 is chosen for DC current setting, the selected code needs to burnt into EEPROM register EEP\_REFRANGE to change the default value for CONF\_REFRANGE. A 1-nF ceramic capacitor could be placed in parallel with  $R_{(REF)}$  resistor to improve the noise immunity. The CONF\_IOUTx register can be used to program DC current for each output channel independently mainly for dot correction purpose. The code setting for CONF\_IOUTx must be decided in the end of production line according to the LED calibration result. The detail calculation is described in 64-Step Programmable High-Side Constat-Current Output.

$$R_{(REF)} = \frac{V_{(REF)}}{I_{(FULL\_RANGE)}} \times K_{(REF)}$$

where

- V<sub>(REF)</sub> = 1.235 V typically
- K<sub>(REF)</sub> = 64, 128, 256 or 512 (default)

CURRENT (mA)	CONF_REFRANGE	K <sub>(REF)</sub>	REF RESISTOR VALUE ( $k\Omega$ )							
	11b	512	12.7							
50	10b	256	6.34							
50	01b	128	3.16							
	00b	64	1.58							

表 8-1. Reference Current Range Setting

TI recommends placing a 1-nF ceramic capacitor on each of output channels to achieve good EMC performance.

**STEP5:** Design the configuration for PWM generator. Basically there are three main parameters for PWM generator must be considered including:

- PWM frequency set by CONF\_PWMFREQ. The detail calculation and description is explained in *PWM Dimming Frequency*. The default value of CONF\_PWMFREQ can be changed by burning the target value to EEP\_PWMFREQ.
- PWM dutycycle set by CONF\_PWMOUTx and CONF\_PWMLOWOUTx. The detail calculation and description is explained in *Linear Birhgtness Control*. The default value of CONF\_PWMOUTx can be changed by burning the target value to EEP\_PWMFREQ.
- PWM dimming method set by CONF\_EXPEN. The detail calculation and description is explained in *Exponential Brightness Control*. The default value of CONF\_EXPEN can be changed by burning the target value to EEP\_PWMFREQ.

**STEP6:** Design the diagnostics configuration. The diagnostics configuration for both normal state and fail-safe states must be set up properly based on the system requirements. The following configuration registers need to designed:


 Low-supply warning threshold set by CONF\_ADCLOWSUPTH. The detail calculation and description is explained in *Low-Supply Warning Diagnostics in Normal State*. The default value of CONF\_ADCLOWSUPTH can be changed by burning the target value to EEP\_ADCLOWSUPTH.



- Diagnostics enabling setup for each channel by CONF\_DIAGENCHx. The diagnostics for each channel can be enabled or disabled by CONF\_DIAGENCHx register. The detail description is explained in *Fault Masking*. The default value of CONF\_DIAGENCHx can be changed by burning the target value to EEP\_DIAGENCHx.
- On-demand invisible diagnostic current and pulse setup by CONF\_ODIOUT and CONF\_ODPW. The detail
  calculation and description is explained in *On-Demand Off-State Invisible Diagnostics*. The default value of
  CONF\_ODIOUT and CONF\_ODPW can be changed by burning the target value to EEP\_ODIOUT and
  EEP\_ODPW.
- Auto single-LED short-circuit configuration by CONF\_AUTOSS and CONF\_ADCSHORTTH. The detail
  calculation and description is explained in *Automatic Single-LED Short-Circuit (AutoSS) Detection in Normal
  State*. The default value of CONF\_AUTOSS and CONF\_ADCSHORTTH can be changed by burning the
  target value to EEP\_AUTOSS and EEP\_ADCSHORTTH.
- Fail-safe state access watchdog timer setup by CONF\_WDTIMER. The detail calculation and description is explained in *Normal State*. The default value of CONF\_WDTIME can be changed by burning the target value to EEP\_WDTIMER.
- Channel setup in fail-safe states. Each output channels can be enabled or disabled independently in fail-safe state 0 and fail-safe state 1 by EEP\_FS0CHx and EEPFS1CHx. In fail-safe state, the FS pin can be used as control signal to change device operating in fail-safe state 0 or fail-safe state 1. The manufacture defaults EEP\_FS0CHx to 0 and EEP\_FS1CHx to 1, so supply logic low voltage to FS pin turns off all the output channels in fail-safe state 0 and supply logic high voltage to FS pin turns on all the output channels in fail-safe state 1. With this configuration, input a PWM signal to FS pin can also achieve brightness control for all output channels. The detail calculation and description is explained in *Fail-Safe States*.
- One-fails-all-fail setup by EEP\_OFAF. If the one-fails-all-fail can be enabled by burning 1 to EEP\_OFAF according to system requirements. Tie the ERR pins for all TPS929120-Q1 in the system together with a single 4.7-kΩ pullup resistor to realize the one-fails-all-fail feature. The detail calculation and description is explained in *Programmable Output Failure State*.
- CRC check reference calculation for EEP\_CRC. Once all EEPROM register data is designed, the CRC
  reference value for all EEPROM register needs to calculated and burnt into EEP\_CRC. The detail calculation
  and description is explained in EEPROM CRC Error in Normal State.

STEP7: EEPROM burning solution design.

TI recommends that the EEPROM burning be done in the end of production line; the detail flow is introduced in *EEPROM Register Access and Burn*.



#### 8.2.4 Application Curves



## 9 Power Supply Recommendations

The TPS929120-Q1 is designed to operate from an automobile electrical power system within the range specified in *Power Supply (SUPPLY)*. The  $V_{(SUPPLY)}$  input must be protected from reverse voltage and voltage dump condition over 40 V. The impedance of the input supply rail must be low enough that the input current transient does not cause drop below LED string required forward voltage. If the input supply is connected with long wires, additional bulk capacitance may be required in addition to normal input capacitor.

### 10 Layout

### **10.1 Layout Guidelines**

Thermal dissipation is the primary consideration for TPS929120-Q1 layout. TI recommends large thermal dissipation area connected to thermal pads with multiple thermal vias. Place the capacitor for both SUPPLY input and VLDO output as closed as possible to the pins. The  $R_{(REF)}$  resistor must also be placed as closed as possible to the REF pin.

## 10.2 Layout Example




図 10-1. TPS929120-Q1 Layout



## **11 Device and Documentation Support**

## 11.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

## 11.2 サポート・リソース

TI E2E<sup>™</sup> サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接 得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得るこ とができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

### 11.3 Trademarks

PowerPAD<sup>™</sup> and TI E2E<sup>™</sup> are trademarks of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

#### 11.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。 正しい ESD 対策をとらないと、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずか に変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

#### 11.5 用語集

TI 用語集 この用語集には、用語や略語の一覧および定義が記載されています。

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



3-Feb-2021

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS929120AQPWPRQ1	ACTIVE	HTSSOP	PWP	24	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	929120AQ	Samples
TPS929120QPWPRQ1	ACTIVE	HTSSOP	PWP	24	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	929120Q	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

3-Feb-2021




Texas

STRUMENTS

## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	U U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS929120AQPWPRQ1	HTSSOP	PWP	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
TPS929120QPWPRQ1	HTSSOP	PWP	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

3-Jun-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS929120AQPWPRQ1	HTSSOP	PWP	24	2000	356.0	356.0	35.0
TPS929120QPWPRQ1	HTSSOP	PWP	24	2000	356.0	356.0	35.0

## **PWP 24**


## **GENERIC PACKAGE VIEW**

PLASTIC SMALL OUTLINE

# PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

4.4 x 7.6, 0.65 mm pitch

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






## **PWP0024U**



## **PACKAGE OUTLINE**

## **PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.




## **PWP0024U**

# **EXAMPLE BOARD LAYOUT**

# PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.




## **PWP0024U**

# **EXAMPLE STENCIL DESIGN**

## PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



#### 重要なお知らせと免責事項

TIは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや 設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供してお り、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的に かかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプ リケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載す ることは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを 自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供され ています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありま せん。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated