







TUSB216 JAJSI96D - FEBRUARY 2019 - REVISED DECEMBER 2023

TUSB216 USB 2.0 高速シグナル・コンディショナ、BC 1.2 コントロ-

1 特長

- 広い電源電圧範囲:2.3~6.5V
- USB 切断時およびシャットダウン時の非常に低い 消費電力
- USB 2.0 High Speed 信号のコンディショニングを
- USB 2.0、OTG 2.0、BC 1.2 に対応
- Low-Speed、Full-Speed、High-Speed 信号処理の サポート
- BC 1.2 CDP バッテリ充電コントローラを内蔵
- 特定のホストやデバイスに非依存
- 最大 5m のケーブルをサポート
 - 外付けのプルダウン抵抗により 4 つの信号ブー スト (エッジ・ブーストと DC ブースト) 設定 を選択可能
 - プルアップまたはプルダウンで選択可能な3つ の RX 感度設定により、損失が大きいアプリケ ーションの ISI ジッタを補償
- 2 つの TUSB216 デバイスを使って最大 10m のケ ーブル長に対応
- スケーラブルなソリューション 損失が大きいア プリケーションに対応するため、デバイスをデイ ジー・チェーン接続可能
- TUSB211A、212、214、217A (3.3V) とピン互換

2 アプリケーション

- ラップトップ、デスクトップまたはドッキング・ ステーション
- 携带電子機器
- タブレット
- 携帯電話
- テレビ
- アクティブ・ケーブル、延長ケーブル、バックプ

3 概要

TUSB216 は第3世代 USB 2.0 High Speed 信号コン ディショナーで、伝送チャネルでの AC 損失 (容量性 負荷による) および DC 損失 (抵抗損失による) を補償 するように設計されています。

TUSB216 には、エッジ・ブースタにより USB 2.0 High Speed 信号の遷移エッジを高速化し、DC ブー スト機能により静的電圧レベルを上げる特許取得済み の設計が採用されています。

また、TUSB216 はプリイコライゼーション機能を備 えているため、レシーバ感度を高め、長いケーブルを 使用するアプリケーションで ISI (符号間干渉) ジッタ を補償できます。USB Low Speed および Full Speed 信号特性は、TUSB216による影響を受けません。

TUSB216 は、パケット・タイミングを変更せず、ま た、伝搬遅延やレイテンシを追加せずに、信号品質を 向上させることができます。


TUSB216 により、最長 5 メートルのケーブルを使用 したシステムで、USB 2.0 High Speed 近端アイ・コ ンプライアンスに合格することが可能になります。

TUSB216 は USB On-The-Go (OTG) および Battery Charging (BC 1.2) プロトコルにも対応しています。 内蔵の BC 1.2 バッテリ充電コントローラは、制御ピ ンを使って有効化できます。

製品情報

部品番号 ⁽¹⁾	パッケージ ⁽²⁾	動作温度 (T _A) ℃	パッケージ サイズ (3)
TUSB216		0~70	
TUSB216I	RWB (X2QFN、 12)	-40 ~ 85	1.6mm × 1.6mm
TUSB216-Q1	,	-40 ~ 105	

- (1) 製品比較表を参照してください。
- 詳細については、セクション 11 を参照してください。 (2)
- パッケージ サイズ (長さ×幅) は公称値であり、該当する場合 はピンも含まれます。



概略回路図



Table of Contents

1 特長	1	7.4 Device Functional Modes	
2 アプリケーション		7.5 TUSB216 Registers	
3 概要		8 Application and Implementation	
4 Device Comparison	2	8.1 Application Information	
5 Pin Configuration and Functions	3	8.2 Typical Application	14
6 Specifications		8.3 Power Supply Recommendations	
6.1 Absolute Maximum Ratings		8.4 Layout	
6.2 ESD Ratings		9 Device and Documentation Support	
6.3 Recommended Operating Conditions		9.1 ドキュメントの更新通知を受け取る方法	
6.4 Thermal Information	5	9.2 サポート・リソース	
6.5 Electrical Characteristics	6	9.3 Trademarks	24
6.6 Switching Characteristics		9.4 静電気放電に関する注意事項	
6.7 Timing Requirements		9.5 用語集	24
7 Detailed Description		10 Revision History	
7.1 Overview		11 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagram		Information	25
7.3 Feature Description			

4 Device Comparison

	TUSB211A	TUSB212	TUSB214	TUSB216	TUSB217A
Industrial Variant Available	Υ	Υ	Y	Y	Υ
Automotive Variant Available	Υ	Υ	Y	Υ	Υ
Supply (V)	2.3 to 6.5	3.3	3.3	2.3 to 6.5	2.3 to 6.5
DC Boost	Tandem with AC Boost	3 levels	3 levels	Tandem with AC Boost	Tandem with AC Boost
I2C Control	N	Υ	Y	Y	Υ
RX pre-equalization for ISI compensation	N/A	N/A	N/A	3 levels	3 levels
Charging Downstream Port (CDP) controller	N/A	N/A	Always ON	Pin Controlled	Always ON. Dynamically selected by DCP/CDP pin
Dedicated Charging Port (DCP) controller	N/A	N/A	N/A	N/A	Always ON. Dynamically selected by DCP/CDP pin
Cable length compensation for near-end high-speed eye mask Compliance (pre-channel before redriver/post-channel after redriver) (meter - gauge)	6/3 - 28AWG (10 - 24AWG with one redriver on each end)	4/2 - 28AWG	4/2 - 28AWG	6/3 - 28AWG (10 - 24AWG with one redriver on each end)	6/3 - 28AWG (10 - 24AWG with one redriver on each end)
Cable length compensation for farend high-speed eye mask Compliance (pre-channel before redriver/post-channel after redriver) (meter - gauge)	10/8 - 26AWG (10 - 28AWG with one redriver on each end)	8/6 - 28AWG	8/6 - 28AWG	10/8 - 26AWG (10 - 28AWG with one redriver on each end)	10/8 - 26AWG (10 - 28AWG with one redriver on each end)



5 Pin Configuration and Functions




図 5-1. TUSB216 RWB Package, 12-Pin X2QFN (Top View)

表 5-1. Pin Functions

PIN	PIN		INTERNAL	DESCRIPTION		
NAME	NO. TYPE(1) PULLUP/PULLDOWN			DESCRIPTION		
BOOST	6	I	N/A	USB High-speed boost select via external pull down resistor. Both edge boost and DC boost are controlled by a single pin in non-I2C mode. In I2C mode edge boost and DC boost can be individually controlled. Sampled upon power up. Does not recognize real time adjustments. Auto selects BOOST LEVEL = 3 when left floating.		
CDP_ENZ	11	I	500 kΩ PU	Set CDP_ENZ is low to enable BC 1.2 CDP controller		
RX_SEN ⁽³⁾ /ENA_HS	9	I/O	N/A	In I2C mode: Reserved for TI test purpose. In non-I2C mode: At reset: 3-level input signal RX_SEN. USB High-speed RX Sensitivity Setting to Compensate ISI Jitter H (pin is pulled high) – high RX sensitivity (high loss channel) M (pin is left floating) – medium RX sensitivity (medium loss channel) L (pin is pulled low) – low RX sensitivity (low loss channel) After reset: Output signal ENA_HS. Flag indicating that channel is in High-speed mode. Asserted upon: 1. Detection of USB-IF High-speed test fixture from an unconnected state followed by transmission of USB TEST_PACKET pattern. 2. Squelch detection following USB reset with a successful HS handshake [HS handshake is declared to be successful after single chirp J chirp K pair where each chirp is within 18 µs – 128 µs].		

資料に関するフィードバック(ご意見やお問い合わせ)を送信



表 5-1. Pin Functions (続き)

PIN		TYPE ⁽¹⁾	INTERNAL	DESCRIPTION
NAME	NO.	ITPE\"	PULLUP/PULLDOWN	DESCRIPTION
D2P	7	I/O	N/A	USB High-speed positive port.
D2M	8	I/O	N/A	USB High-speed negative port.
GND	10	Р	N/A	Ground
D1M	1	I/O	N/A	USB High-speed negative port
D1P	2	I/O	N/A	USB High-speed positive port.
SDA ⁽²⁾	3	I/O	500 kΩ PU 1.8 MΩ PD	I2C Mode: Bidirectional I2C data pin [7-bit I2C slave address = 0x2C]. In non I2C mode: Reserved for TI test purpose.
VCC	12	Р	N/A	Supply power
RSTN	5	I	500 kΩ PU 1.8 MΩ PD	Device disable/enable. Low – Device is at reset and in shutdown, and High - Normal operation. Recommend 0.1-µF external capacitor to GND to ensure clean power on reset if not driven. If the pin is driven, it must be held low until the supply voltage for the device reaches within specifications.
SCL ⁽²⁾ /CD	4	I/O	When RSTN asserted there is a 500 kΩ PD	In I2C mode: I2C clock pin [I2C address = 0x2C]. Non I2C mode: After reset: Output CD. Flag indicating that a USB device is attached (connection detected). Asserted from an unconnected state upon detection of DP or DM pull-up resistor. De-asserted upon detection of disconnect.

- (1) I = input, O = output, P = power
- (2) Pull-up resistors for SDA and SCL pins in I²C mode should be R_{Pull-up} (depending on I2C bus voltage). If both SDA and SCL are pulled up at power-up the device enters into I²C mode.
- (3) Pull-down and pull-up resistors for RX_SEN pin must follow R_{RXSEN1} and R_{RXSEN2} resistor recommendations in non I²C mode.

English Data Sheet: SLLSEZ6

6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Supply voltage range	VCC	-0.3	7	V
Voltage range USB data	DxP, DxM	-0.3	5.5	V
Voltage range on BOOST pin	BOOST	-0.3	1.98	V
Voltage range other pins	RX_SEN, CDP_ENZ, SDA, SCL, RSTN	-0.3	5.5	V
Storage temperature, T _{stg}		-65	150	°C
Maximum junction temperature, T	J (max)		125 °C	

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
V	V _(ESD) Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾		V
V(ESD)		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±750	v

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	2.3	5	6.5	V
T _A	Operating free-air temperature (Standard)	0		70	°C
TJ	Junction temperature (Standard)			85	°C
V _{I2C_BUS}	I2C Bus Voltage	1.62		3.6	V
DxP, DxM	Voltage range USB data	0		3.6	V
BOOST	Voltage range BOOST pin	0		1.98	V
DIGITAL	Voltage range other pins (SCL, SDA, RSTN, CDP_ENZ)	0		3.6	V
RX_SEN	Voltage range RX_SEN pin	0		5.0	V

6.4 Thermal Information

	THERMAL METRIC (1)	RWB (X2QFN)	LIMIT
	I HERMAL METRIC W		UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	137.4	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	62	°C/W
R _{0JB}	Junction-to-board thermal resistance	67.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	67.3	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

> *資料に関するフィードバック (ご意見やお問い合わせ) を送信* Product Folder Links: *TUSB216*



6.5 Electrical Characteristics

Over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP (1)	MAX	UNIT
POWER						
I _{ACTIVE_HS}	High Speed Active Current	USB channel = HS mode. 480 Mbps traffic. V _{CC} supply stable, with Boost = Max		22	36	mA
I _{IDLE_HS}	High Speed Idle Current	USB channel = HS mode, no traffic. V _{CC} supply stable, Boost = Max		22	36	mA
I _{HS_SUPSPEND}	High Speed Suspend Current	USB channel = HS Suspend mode. V _{CC} supply stable		0.75	1.4	mA
I _{FS}	Full-Speed Current	USB channel = FS mode, 12 Mbps traffic, V _{cc} supply stable		0.75	1.4	mA
I _{DISCONN}	Disconnect Power	Host side application. No device attachment.		0.80	1.4	mA
I _{SHUTDN}	Shutdown Power	RSTN driven low, V _{CC} supply stable		60	115	μA
CONTROL PIN LE	EAKAGE					
I _{LKG_FS}	Pin failsafe leakage current for SDA, RSTN	V _{CC} = 0 V, pin at V _{IH, max}		10	15	μA
I _{LKG_FS}	Pin failsafe leakage current for RX_SEN	V _{CC} = 0 V, pin at V _{IH, max}		6	15	μA
I _{LKG_FS}	Pin failsafe leakage current for SCL	V _{CC} = 0 V, pin at V _{IH, max}			70	nA
INPUT RSTN		,				
V _{IH}	High level input voltage		1.5		3.6	V
V _{IL}	Low-level input voltage		0		0.5	V
I _{IH}	High level input current	V _{IH} = 3.6 V, R _{PU} enabled			±15	μA
I _{IL}	Low level input current	V _{IL} = 0V, R _{PU} enabled			±20	μA
INPUT DIGITAL	·					
V _{IH}	High level input voltage (CDP_ENZ)		1.5		3.6	V
V _{IL}	Low-level input voltage (CDP_ENZ)		0		0.5	V
I _{IL}	Low level input current	V _{IL} = 0V			±20	μA
I _{IH}	High level input current	V _{IH} = 3.6 V			±15	μA
INPUT RX_SEN (3-level input, for mid level leave pin f	loating)				
V _{IH(Max)}	Maximum High level input voltage	VCC = 2.3V to 6.5V			5.0	٧
		VCC > 4.5V	3.3			V
$V_{IH(Min)}$	Minimum High level input voltage	VCC = 2.3V to 4.5V (% of VCC)	75			%
		VCC > 4.5V			0.75	V
V_{IL}	Low level input voltage	VCC = 2.3V to 4.5V (% of VCC)			15	%
INPUT BOOST	1	1				
R _{BOOST_LVL0}	External pulldown resistor for BOOST Level 0				160	Ω
R _{BOOST_LVL1}	External pulldown resistor for BOOST Level 1		1.5	1.8	2	kΩ
R _{BOOST_LVL2}	External pulldown resistor for BOOST Level 2		3.4	3.6	3.96	kΩ
R _{BOOST_LVL3}	External pulldown resistor for BOOST Level 3 to remove upper limit for resistor value, can be left open		7.5			kΩ
OUTPUTS CD, EN	NA_HS					
V _{OH}	High level output voltage for CD and ENA_HS	I _O = -50 μA, VCC >= 3.0V	2.5			V
V _{OH}	High level output voltage for CD	I _O = -25 μA, VCC = 2.3V	1.7			V

6

Product Folder Links: TUSB216

6.5 Electrical Characteristics (続き)

Over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{OH}	High level output voltage for ENA_HS	I _O = -25 μA, VCC = 2.3V	1.8			V
V _{OL}	Low level output voltage for CD and ENA_HS	Ι _Ο = 50 μΑ			0.3	V
I2C	·					
C _{I2C_BUS}	I ² C Bus Capacitance		4		150	pF
I _{OL}	I ² C open drain output current	V _{OL} = 0.4V	1.5			mA
V _{IL}	2.3V<= VCC<= 4.3V, V _{I2C_BUS} = 1.8V +/-10%	$R_{Pull-up}$ =1.6kΩ to 2.5kΩ, % of V_{I2C_BUS}			25	%
V _{IL}	V _{I2C_BUS} = 3.3V +/-10%	$R_{Pull-up}$ =2.8k Ω to 7k Ω , % of V_{I2C_BUS}			25	%
V _{IH}	2.3V<= VCC<= 4.3V, V _{I2C_BUS} = 1.8V +/-10%	$R_{Pull-up}$ =1.6kΩ to 2.5kΩ, % of V_{I2C_BUS}	80			%
V _{IH}	V _{I2C_BUS} = 3.3V +/-10%	$R_{Pull-up}$ =2.8k Ω to 7k Ω , % of V_{I2C_BUS}	75			%
R _{Pull-up}	V _{I2C_BUS} = 1.8V +/-10%		1.6	2	2.5	kΩ
R _{Pull-up}	V _{I2C_BUS} = 3.3V +/-10%		2.8	4.7	7	kΩ
SCL Frequency					400	kHz
DxP, DxM	·					
C _{IO_DXX}	Capacitance to GND	Measured with VNA at 240 MHz, V _{CC} supply stable, Redriver off		2.5		pF

⁽¹⁾ All typical values are at V_{CC} = 5 V, and T_A = 25°C.

6.6 Switching Characteristics

Over operating free-air temperature range (unless otherwise noted)

-	3 1 3 1	,						
	PARAMETER	TEST CONDITIONS	MIN	TYP (1)	MAX	UNIT		
DxP, DxM U	DxP, DxM USB Signals							
F _{BR_DXX}	Bit Rate	USB channel = HS mode. 480 Mbps traffic. V _{CC} supply stable			480	Mbps		
t _{R/F_DXX}	Rise/Fall time		100			ps		

⁽¹⁾ All typical values are at V_{CC} = 5 V, and T_A = 25°C.



6.7 Timing Requirements

		MIN	NOM I	MAX	UNIT
POWER U	P TIMING				
T _{RSTN_PW}	Minimum width to detect a valid RSTN signal assert when the pin is actively driven low	100			μs
T _{STABLE}	VCC must be stable before RSTN de-assertion	300			μs
T _{READY}	Maximum time needed for the device to be ready after RSTN is deasserted.			500	μs
T _{RAMP}	V _{CC} ramp time			100	ms
T _{RAMP}	V _{CC} ramp time	0.2			ms
I2C (STD)					
t _{susto}	Stop setup time, SCL (T_r =600ns-1000ns), SDA (T_f =6.5ns-106.5ns), 100kHz STD	4			μs
t _{HDSTA}	Start hold time, SCL (Tr=600ns-1000ns), SDA (Tf=6.5ns-106.5ns), 100kHz STD	4			μs
t _{SUSTA}	Start setup time, SCL (T _r =600ns-1000ns), SDA (T _f =6.5ns-106.5ns), 100kHz STD	4.7			μs
t _{SUDAT}	Data input or False start/stop, setup time, SCL (T _r =600ns-1000ns), SDA (T _f =6.5ns-106.5ns), 100kHz STD	250			ns
t _{HDDAT}	Data input or False start/stop, hold time, SCL (T_r =600ns-1000ns), SDA (T_f =6.5ns-106.5ns), 100kHz STD	5			μs
t _{BUF}	Bus free time between START and STOP conditions	4.7			μs
t _{LOW}	Low period of the I2C clock	4.7			μs
t _{HIGH}	High period of the I2C clock	4			μs
t _F	Fall time of both SDA and SCL signals			300	ns
t _R	Rise time of both SDA and SCL signals			1000	ns
I2C (FM)					
t _{susto}	Stop setup time, SCL (T _r =180ns-300ns), SDA (T _f =6.5ns-106.5ns), 400 kHz FM	0.6			μs
t _{HDSTA}	Start hold time, SCL (T _r =180ns-300ns), SDA (T _f =6.5ns-106.5ns), 400 kHz FM	0.6			μs
t _{SUSTA}	Start setup time, SCL (T _r =180ns-300ns), SDA (T _f =6.5ns-106.5ns), 400 kHz FM	0.6			μs
SUDAT	Data input or False start/stop, setup time, SCL (T _r =180ns-300ns), SDA (T _f =6.5ns-106.5ns), 400 kHz FM	100			ns
HDDAT	Data input or False start/stop, hold time, SCL (T_r =180ns-300ns), SDA (T_f =6.5ns-106.5ns), 400 kHz FM	0			μs
BUF	Bus free time between START and STOP conditions	1.3			μs
Low	Low period of the I2C clock	1.3			μs
HIGH	High period of the I2C clock	0.6			μs
t _F	Fall time of both SDA and SCL signals			300	ns
t _R	Rise time of both SDA and SCL signals			300	ns

English Data Sheet: SLLSEZ6


7 Detailed Description

7.1 Overview

The TUSB216 is a USB High-Speed (HS) signal conditioner designed to compensate for ISI signal loss in a transmission channel. TUSB216 has a patented design for USB Low Speed (LS) and Full Speed (FS) signals. It does not alter the signal characteristics. HS signals are compensated. The design is compatible with USB On-The-Go (OTG) and Battery Charging (BC) specifications.

Programmable signal gain through an external resistor permits fine tuning device performance to optimize signals. This helps pass USB HS electrical compliance tests at the connector. Additional RX sensitivity, tuned by external pull-up resistor and pull-down resistor, allows to overcome attenuation in cables. The TUSB216 allows application in series to cover longer distances, or high loss transmission paths. A maximum of 4 devices can be daisy-chained.

7.2 Functional Block Diagram



Copyright © 2018, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 High-Speed Boost

The high-speed booster (combination of edge boost and DC boost) improves the eye width for USB2.0 highspeed signals. It is direction independent and by that is compatible to OTG systems. The BOOST pin is configuring the booster strength with different values of pull down resistors to set 4 levels of boosts, alternatively the boost level can be set through the I2C register according to セクション 7.4.6. Internal circuitry of the signal conditioner reduces possible overshoot.

7.3.2 RX Sensitivity

The RX_SEN pin is a tri-level pin. It is used to set the gain of the device according to system channel loss. RX sensitivity can be increased to recover incoming signals with low vertical eye opening to be able to boost weak signals and helps overcoming high attenuation.

7.4 Device Functional Modes

7.4.1 Low-Speed (LS) Mode

TUSB216 automatically detects a LS connection and does not enable signal compensation. CD pin is asserted high but ENA_HS will be low.

7.4.2 Full-Speed (FS) Mode

TUSB216 automatically detects a FS connection and does not enable signal compensation. CD pin is asserted high but ENA HS will be low

7.4.3 High-Speed (HS) Mode

TUSB216 automatically detects a HS connection and will enable signal compensation as determined by the configuration of the RX_SEN pin and the external pull down resistance on its BOOST pin.

Product Folder Links: TUSB216

CD pin and ENA HS pin are asserted high when high-speed boost is active.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

7.4.4 High-Speed Downstream Port Electrical Compliance Test Mode

TUSB216 will detect HS compliance test fixture and enter downstream port high-speed eye diagram test mode. CD pin will be low and ENA_HS pin is asserted high when TUSB216 is in HS eye compliance test mode.

If RSTN pin is asserted low and de-asserted high while TUSB216 is operating in HS functional mode, TUSB216 will transition to HS eye compliance test mode and CD asserts low and ENA_HS remains high. When this occurs signal compensation is enabled.

7.4.5 Shutdown Mode

TUSB216 can be disabled when its RSTN pin is asserted low. DP, DM traces are continuous through the device in shutdown mode. The USB channel is still fully operational, but there is neither signal compensation, nor any indication from the CD pin as to the status of the channel.

X 1 11 OD and E10/_110 1 into in Dinorone modeo						
MODE	CD	ENA_HS				
Low-speed	HIGH	LOW				
Full-speed	HIGH	LOW				
High-speed	HIGH	HIGH				
High-speed downstream port electrical test	LOW	HIGH				
Shutdown	LOW	LOW				

表 7-1. CD and ENA_HS Pins in Different Modes

7.4.6 I²C Mode

TUSB216 supports 100 and 400 kHz I2C for device configuration, status read back and test purposes. For detail electrical and functional specifications refer to I2C Bus Specification – STANDARD and FAST MODE. This controller is enabled after SCL and SDA pins are sampled high shortly after return from shutdown. In this mode, the CSR can be accessed by I2C read/write transaction to 7-bit slave address 0x2C. It is advised to set CFG_ACTIVE bit before changing values. This halts the FSM, and reset it after all changes are made. This ensure proper startup into high-speed mode.

7.4.7 BC 1.2 Battery Charging Controller

The TUSB216 main function is a signal conditioner offering the boost and pre-equalization features to the incoming DP/DM signals. For applications in which USB host or hub does not provide USB BC charging controller functionality, the TUSB216 can perform this task when CDP_ENZ is low and BC 1.2 CDP Controller is enabled. When battery charging CDP controller feature is enabled (CDP_ENZ=low) TUSB216 supports CDP charging downstream port functionality. CDP_ENZ has an internal pull up when the pin is left unconnected CDP controller will be disabled.

表 7-2. TUSB216 Battery Charging Controller Modes

Pin 11 (CDP_ENZ)	CDP
High	NO
Low	YES

7.5 TUSB216 Registers

表 7-3 lists the memory-mapped registers for the TUSB216 registers. All register offset addresses not listed in 表 7-3 should be considered as reserved locations and the register contents should not be modified.

表 7-3. TUSB216 Registers

Offset	Acronym	Register Name	Section
0x1	EDGE_BOOST	This register is setting EDGE BOOST level.	Go
0x3	CONFIGURATION	This register is selecting device mode.	Go
0xE	DC_BOOST	This register is setting DC BOOST level.	Go

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2023 Texas Instruments Incorporated



表 7-3. TUSB216 Registers (続き)

Offset	Acronym	Register Name	Section
0x25	RX_SEN	This register is setting RX Sensitivity level.	Go

Complex bit access types are encoded to fit into small table cells. 表 7-4 shows the codes that are used for access types in this section.

表 7-4. TUSB216 Access Type Codes

201 1100=2101100000 13p0 00000				
Access Type	Code	Description		
Read Type				
RH	H R	Set or cleared by hardware Read		
Write Type				
W	W	Write		
Reset or Default	Value			
-n		Value after reset or the default value		

7.5.1 EDGE_BOOST Register (Offset = 0x1) [reset = X]

EDGE_BOOST is shown in 図 7-1 and described in 表 7-5.

Return to Summary Table.

This register is setting EDGE BOOST level.

図 7-1. EDGE_BOOST Register




表 7-5. EDGE_BOOST Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	ACB_LVL	RH/W	X	XXXXb (sampled at startup from BOOST pin)
				0000b to 1111b range
				0x0 = BOOST PIN LEVEL 0 (lowest edge boost setting)
				0x3 = BOOST PIN LEVEL 1
				0x6 = BOOST PIN LEVEL 2
				0xA = BOOST PIN LEVEL 3
				0xF = (highest edge boost setting)
3-0	RESERVED	RH/W	Х	These bits are reserved bits and set by hardware at reset.
				When this register is modified the software should first read these
				reserved bits and rewrite with the same values

資料に関するフィードバック(ご意見やお問い合わせ)を送信

7.5.2 CONFIGURATION Register (Offset = 0x3) [reset = X]

CONFIGURATION is shown in 図 7-2 and described in 表 7-6.

Return to Summary Table.

This register is selecting device mode.

図 7-2. CONFIGURATION Register




表 7-6. CONFIGURATION Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	RESERVED	RH/W	Х	These bits are reserved bits and set by hardware at reset. When this register is modified the software should first read these reserved bits and rewrite with the same values
0	CFG_ACTIVE	RH/W	0x1	Configuration mode After reset, if I2C mode is true (SCL and SDA are both pulled high) set the bit to get into configuration mode and clear to return to normal mode. 0x0 = NORMAL MODE 0x1 = CONFIGURATION MODE

7.5.3 DC_BOOST Register (Offset = 0xE) [reset = X]

DC_BOOST is shown in 図 7-3 and described in 表 7-7.

Return to Summary Table.

This register is setting DC BOOST level.

図 7-3. DC_BOOST Register




表 7-7. DC_BOOST Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	RESERVED	RH/W	Х	These bits are reserved bits and set by hardware at reset. When this register is modified the software should first read these reserved bits and rewrite with the same values
3-0	DCB_LVL	RH/W	X	XXXXb (sampled at startup from BOOST pin) 0000b to 1111b range 0x0 = BOOST PIN LEVEL 0 (lowest dc boost setting) 0x2 = BOOST PIN LEVEL 1 and 2 0x6 = BOOST PIN LEVEL 3 0xF = (highest dc boost setting)

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2023 Texas Instruments Incorporated



7.5.4 RX_SEN Register (Offset = 0x25) [reset = X]

RX_SEN is shown in 図 7-4 and described in 表 7-8.

Return to Summary Table.

This register is setting RX Sensitivity level.

図 7-4. RX_SEN Register




表 7-8. RX_SEN Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	RX_SEN	RH/W	x	XXXXb (sampled at startup from RX_SEN pin)
				00000000b to 11111111b range
				0x0 = RX_SEN LEVEL LOW
				0x33 = RX_SEN LEVEL MID
				0x66 = RX_SEN LEVEL HIGH
				0xFF = (highest setting)

Product Folder Links: TUSB216

資料に関するフィードバック(ご意見やお問い合わせ)を送信

13



8 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 Application Information

The purpose of the TUSB216 is to re-store the signal integrity of a USB High-speed channel up to the USB connector. The loss in signal quality stems from reduced channel bandwidth due to high loss PCB trace and other components that contribute a capacitive load. This can cause the channel to fail the USB near end eye mask. Proper use of the TUSB216 can help to pass this eye mask.

A secondary purpose is to use the CD pin of the TUSB216 to control other blocks on the customer platform, if so desired.

8.2 Typical Application

A typical application for TUSB216 is shown in 🗵 8-1. In this setup, D2P and D2M face the USB connector while D1P and D1M face the USB host. The orientation may be reversed [that is, D2 faces transceiver and D1 faces connector].

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: SLLSEZ6






図 8-1. TUSB216 Reference Schematic (Design Example with CDP disabled), CDP_ENZ Can Be Left Floating but an Option for a Decoupling Capacitor of 0.1 µF is Recommended So the Design is Compatible with Older Devices: TUSB211, TUSB212, TUSB214



8.2.1 Design Requirements

TUSB216 requires a valid reset signal as described in the *Power Supply Recommendations* section. The capacitor at RSTN pin is not required if a micro controller drives the RSTN pin according to recommendations.

For this design example, use the parameters shown in 表 8-1, 表 8-2 and 表 8-3.

表 8-1. Design Parameters for 5-V Supply With High Loss System

PARAMETER						
V _{CC}		5 V ±10%				
I ² C support require	ed in system (Yes/No)			No		
		R _{BOOST}	BOOST Level			
		0-Ω	0			
Edge and DC Boo	e and DC Boost		Boost Level 1: $R_{BOOST} = 1.8 \text{ k}\Omega$			
			2			
		Do Not Install (DNI)	3	1		
	R _{RXSEN1}	R _{RXSEN2}	RX_SEN Level	High RX		
RX Sensitivity	22 kΩ - 40 kΩ (27 kΩ typical)	Do Not Install (DNI)	Low	Sensitivity Level: R _{RXSEN1} = 37.5		
	Do Not Install (DNI)	Do Not Install (DNI)	Medium	$k\Omega$		
	37.5 kΩ ⁽²⁾	12.5 kΩ	High	$R_{RXSEN2} = 12.5$ $k\Omega$		

⁽¹⁾ These parameters are starting values for a high loss system. Further tuning might be required based on specific host or device as well as cable length and loss profile. These settings are not specific to a 5 V supply system could be applicable to 3.3 V supply system as well.

表 8-2. Design Parameters for 3.3-V Supply With Low to Medium Loss System

PARAMETER						
V _{CC}				3.3 V ±10%		
I ² C support require	ed in system (Yes/No)			No		
		R _{BOOST}	BOOST Level			
		0-Ω	0			
Edge and DC Boos	st	1.8 kΩ ±1%	1	Boost Level 0: $R_{BOOST} = 0-\Omega$		
		3.6 kΩ ±1%	2	1,80031 0 11		
		Do Not Install (DNI)	3			
	R _{RXSEN1}	R _{RXSEN2}	RX_SEN Level	Medium RX		
RX Sensitivity	22 kΩ – 40 kΩ (27 kΩ typical)	Do Not Install (DNI)	Low	Sensitivity Level:		
TA Sensitivity	Do Not Install (DNI)	Do Not Install (DNI)	Medium	R _{RXSEN1} = DNI		
	Do Not Install (DNI)	22 kΩ – 40 kΩ (27 kΩ typical)	High	$R_{RXSEN2} = DNI$		

⁽¹⁾ These parameters are starting values for a low to medium loss system. Further tuning might be required based on specific host or device as well as cable length and loss profile. These settings are not specific to a 3.3 V supply system could be applicable to 5 V supply system as well.

Product Folder Links: TUSB216

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2023 Texas Instruments Incorporated

⁽²⁾ This resistor is needed for a 5 V supply to divide the voltage down so the RX SEN pin voltage does not exceed 5.0 V.

表 8-3. Design Parameters for 2.3-V to 4.3-V VBAT Supply With Low to Medium Loss System

PARAMETER								
V _{CC}								
I ² C support required in system (Yes/No)								
		R _{BOOST}	BOOST Level					
		0-Ω	0	7				
Edge and DC Boo	ost	1.8 kΩ ±1%	1	Boost Level 0: $R_{BOOST} = 0-Ω$				
		3.6 kΩ ±1%	2	1,80021 0 77				
		Do Not Install (DNI)	3					
	R _{RXSEN1}	R _{RXSEN2}	RX_SEN Level	Medium RX				
RX Sensitivity	22 kΩ – 40 kΩ (27 kΩ typical)	Do Not Install (DNI)	Low	Sensitivity Level:				
	Do Not Install (DNI)	Do Not Install (DNI)	Medium	R _{RXSEN1} = DNI				
	37.5 kΩ ⁽²⁾	12.5 kΩ	High	R _{RXSEN2} = DNI				

⁽¹⁾ These parameters are starting values for a low to medium loss system. Further tuning might be required based on specific host or device as well as cable length and loss profile. These settings are not specific to a 2.3 V – 4.3 V supply system could be applicable to 5 V supply system as well.

8.2.2 Detailed Design Procedure

The ideal BOOST setting is dependent upon the signal chain loss characteristics of the target platform. The recommendation is to start with BOOST level 0, and then increment to BOOST level 1, and so on. Same applies to the RX sensitivity setting where it is recommended to plan for the required pads or connections to change boost settings, but to start with RX sensitivity level Low.

In order for the TUSB216 to recognize any change to the BOOST setting, the RSTN pin must be toggled. This is because the BOOST pin is latched on power up and the pin is ignored thereafter.



The TUSB216 compensates for extra attenuation in the signal path according to the configuration of the RX_SEN pin. This maximum recommended voltage for this pin is 5 V when selecting the highest RX sensitivity level.

Placement of the device is also dependent on the application goal. 表 8-4 summarizes our recommendations.

表 8-4. Platform Placement Guideline

PLATFORM GOAL	SUGGESTED TUSB216 PLACEMENT
Pass USB Near End Mask at the receptacle	Close to measurement point (connector)
Pass USB Far End Eye Mask at the plug	Close to USB PHY
Cascade multiple TUSB216s to improve device enumeration	Midway between each USB interconnect

Product Folder Links: TUSB216

⁽²⁾ This resistor is needed for a VBAT supply (2.3 V – 4.3 V) to divide the voltage down so the RX_SEN pin voltage does not exceed 5.0 V.



表 8-5. Table of Recommended Settings

BOOST and RX_SEN settings ⁽¹⁾ for channel loss								
Pre-channel cable length (Between USB PHY and TUSB216)	BOOST	RX_SEN						
0-3 meter	Level 0	Medium or High						
2-5 meter	Level 1	Medium or High						
Post-channel cable length (Between TUSB216 and inter-connect)	BOOST	RX_SEN						
0-2 meter	Level 0	Medium or High						
1-4 meter	Level 1	Medium or High						

⁽¹⁾ These parameters are starting values for different cable lengths. Further tuning might be required based on specific host or device as well as cable length and loss profile.

8.2.2.1 Test Procedure to Construct USB High-speed Eye Diagram



USB-IF certification tests for High-speed eye masks require the *mandated use* of the USB-IF developed test fixtures. These test fixtures do not require the use of oscilloscope probes. Instead they use SMA cables. More information can be found at the USB-IF Compliance Updates Page. It is located under the *Electrical Specifications* section, ID 86 dated March 2013.

The following procedure must be followed before using any oscilloscope compliance software to construct a USB High-speed Eye Mask:

8.2.2.1.1 For a Host Side Application

- Configure the TUSB216 to the desired BOOST setting
- 2. Power on (or toggle the RSTN pin if already powered on) the TUSB216
- 3. Using SMA cables, connect the oscilloscope and the USB-IF host-side test fixture to the TUSB216
- 4. Enable the host to transmit USB TEST PACKET
- 5. Execute the oscilloscope USB compliance software.
- 6. Repeat the above steps in order to re-test TUSB216 with a different BOOST setting (must reset to change)

8.2.2.1.2 For a Device Side Application

- 1. Configure the TUSB216 to the desired BOOST setting
- 2. Power on (or toggle the RSTN pin if already powered on) the TUSB216
- 3. Connect a USB host, the USB-IF device-side test fixture, and USB device to the TUSB216. Ensure that the USB-IF device test fixture is configured to the 'INIT' position
- 4. Allow the host to enumerate the device
- 5. Enable the device to transmit USB TEST PACKET
- 6. Using SMA cables, connect the oscilloscope to the USB-IF device-side test fixture and ensure that the device-side test fixture is configured to the 'TEST' position.
- 7. Execute the oscilloscope USB compliance software.
- 8. Repeat the above steps in order to re-test TUSB216 with a different BOOST setting (must reset to change)

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2023 Texas Instruments Incorporated



8.2.3 Application Curves





図 8-2. Near End Eye Measurement Set-Up With Pre-Channel Cable





8.2.3 Application Curves (continued)




図 8-7. 3 Meter Pre-Channel With TUSB216 BOOST=0 RX_SEN=HIGH




図 8-8. 5 Meter Without TUSB216




図 8-9. 5 Meter Pre-Channel With TUSB216 BOOST=1 RX_SEN=MED




図 8-10. 5 Meter Pre-Channel With TUSB216 BOOST=2 RX_SEN=MED

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2023 Texas Instruments Incorporated



8.2.3 Application Curves





図 8-11. Near End Eye Measurement Set-Up With Post-Channel Cable



資料に関するフィードバック(ご意見やお問い合わせ)を送信



8.2.3 Application Curves (continued)




図 8-16. 1 Meter Post-Channel With TUSB216 BOOST=0 RX SEN=HIGH




図 8-17. 2 Meter Post-Channel Without TUSB216




図 8-18. 2 Meter Post-Channel With TUSB216 BOOST=1 RX_SEN=MED




図 8-19. 2 Meter Post-Channel With TUSB216 BOOST=1 RX_SEN=HIGH




図 8-20. 4 Meter Post-Channel Without TUSB216




図 8-21. 4 Meter Post-Channel With TUSB216 BOOST=2 RX_SEN=MED

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2023 Texas Instruments Incorporated

22

8.3 Power Supply Recommendations

On power up, the interaction of the RSTN pin and power on ramp could result in digital circuits not being set correctly. The device should not be enabled until the power on ramp has settled to minimum recommended supply voltage or higher to ensure a correct power on reset of the digital circuitry. If RSTN cannot be held low by microcontroller or other circuitry until the power on ramp has settled, then an external capacitor from the RSTN pin to GND is required to hold the device in the low power reset state.

The RC time constant should be larger than five times of the power on ramp time (0 to V_{CC}). With a typical internal pullup resistance of 500 k Ω , the recommended minimum external capacitance is calculated as:

[Ramp Time x 5] ÷ [500 k
$$\Omega$$
] (1)

8.4 Layout

8.4.1 Layout Guidelines

Although the land pattern has matched trace width to pad width, optimal impedance control is based on the user's own PCB stack-up. The recommendation is to maintain 90Ω differential routing underneath the device.

8.4.2 Layout Example




図 8-22. Layout Example



9 Device and Documentation Support

9.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。 [通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることがで きます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

9.2 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒ ントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をし たりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・イ ンスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したもの ではありません。テキサス・インスツルメンツの使用条件を参照してください。

9.3 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

9.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適 切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがありま

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータ がわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.5 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

10 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

	anges from Revision C (October 2020) to Revision D (December 2023)	Page
•	拡張温度範囲の部品番号を追加	1
•	拡張温度範囲の部品番号を追加	1
•	Added Device Comparison section	<u>2</u>
•	Changed maximum recommended voltage for RX_SEN from 3.6 V to 5.0 V	
•	Changed V _{IH(Max)} for RX_SEN from 5.5 V to 5.0 V and removed resistors values	<u>6</u>
•	Added 400 kHz I2C support	6
•	Added timing table for 400 kHz I2C Fast Mode	8
•	Added I2C standard and fast mode support in Detailed Description	
•	Corrected the footnote about limiting RX_SEN pin voltage to 5 V instead of BOOST pin to 3.6 V	16
•	Corrected NOTE about the recommended voltage for RX_SEN pin from max 3.6 V to 5 V	17
Ch	anges from Revision B (January 2020) to Revision C (October 2020)	Page
•	Changed to correct package type to RWB instead of RGY	5
•	Changed to correct package type to RWB instead of RGYAdded a note to place an option to add a decoupling cap on CDP_ENZ	
· · Ch		
· Ch	Added a note to place an option to add a decoupling cap on CDP_ENZ	14 Page

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: SLLSEZ6

Product Folder Links: TUSB216



11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

資料に関するフィードバック (ご意見やお問い合わせ) を送信



www.ti.com 7-Dec-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TUSB216RWBR	ACTIVE	X2QFN	RWB	12	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	26	Samples
TUSB216RWBT	ACTIVE	X2QFN	RWB	12	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	26	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

www.ti.com 7-Dec-2023

OTHER QUALIFIED VERSIONS OF TUSB216:

Automotive : TUSB216-Q1

NOTE: Qualified Version Definitions:


• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 7-Dec-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TUSB216RWBR	X2QFN	RWB	12	3000	180.0	9.5	1.8	1.8	0.45	4.0	8.0	Q1
TUSB216RWBT	X2QFN	RWB	12	250	180.0	9.5	1.8	1.8	0.45	4.0	8.0	Q1

www.ti.com 7-Dec-2023




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TUSB216RWBR	X2QFN	RWB	12	3000	189.0	185.0	36.0
TUSB216RWBT	X2QFN	RWB	12	250	189.0	185.0	36.0



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



5 x 5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224745/A



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated