

TXB0106-Q1 自動方向センシングと $\pm 10\text{kV}$ ESD保護機能を持つ 6ビット双方向電圧レベル・トランスレータ


1 特長

- 車載アプリケーションに認定済み
- Aポートで1.2V～3.6V、Bポートで1.65V～5.5V ($V_{CCA} \leq V_{CCB}$)
- V_{CC} 絶縁機能: どちらかの V_{CC} 入力がGNDレベルになると、すべての出力が高インピーダンス状態になる
- V_{CCA} を基準とする出力イネーブル(OE)入力回路
- I_{off} により部分的パワーダウン・モード動作をサポート
- AEC-Q100を超えるESD保護
 - Aポート
 - 人体モデルで2000V
 - 荷電デバイス・モデルで1500V
 - Bポート
 - 人体モデルで $\pm 10\text{kV}$
 - 荷電デバイス・モデルで1500V

2 アプリケーション

- 冷暖房
- テレマティクス
- レーダー

代表的な動作回路



3 概要

この6ビット非反転トランスレータは、設定可能な2本の独立した電源レールを使用します。Aポートは V_{CCA} に追従する設計で、 V_{CCA} には1.2V～3.6Vの電源電圧を供給できます。Bポートは V_{CCB} に追従する設計で、 V_{CCB} には1.65V～5.5Vの電源電圧を供給できます。このため1.2V、1.5V、1.8V、2.5V、3.3V、5Vの任意の電圧ノード間で、低電圧の双方向変換を自在に行なうことが可能になります。 V_{CCA} が V_{CCB} を上回ることはできません。

出力イネーブル(OE)入力がLOWのとき、全出力が高インピーダンス状態になります。

TXB0106-Q1は、OE入力回路が V_{CCA} によって給電されるように設計されています。

このデバイスは、 I_{off} を使用する部分的パワーダウン・アプリケーション用に完全に動作が規定されています。 I_{off} 回路が出力をディスエーブルにするため、電源切断時にデバイスに電流が逆流して損傷に至ることを回避できます。

電源投入時または切断時の高インピーダンス状態を確保するには、OEをプルダウン抵抗経由でGNDに接続する必要があります。この抵抗の最小値は、ドライバの電流ソース能力によって決まります。

製品情報⁽¹⁾

型番	パッケージ	本体サイズ(公称)
TXB0106-Q1	TSSOP (16)	5.00mm×4.40mm

(1) 提供されているすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。



英語版のTI製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、www.ti.comで閲覧でき、その内容が常に優先されます。TIでは翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、必ず最新版の英語版をご参照くださいますようお願いいたします。

English Data Sheet: [SCES791](#)

目次

1 特長	1	6.16 Operating Characteristics	9
2 アプリケーション	1	6.17 Typical Characteristics	10
3 概要	1	7 Parameter Measurement Information	11
4 改訂履歴	2	8 Detailed Description	12
5 Pin Configuration and Functions	3	8.1 Overview	12
6 Specifications	4	8.2 Functional Block Diagram	13
6.1 Absolute Maximum Ratings	4	8.3 Feature Description	14
6.2 ESD Ratings	4	8.4 Device Functional Modes	16
6.3 Recommended Operating Conditions	4	9 Application and Implementation	17
6.4 Thermal Information	5	9.1 Application Information	17
6.5 Electrical Characteristics	5	9.2 Typical Application	17
6.6 Timing Requirements – $V_{CCA} = 1.2\text{ V}$, $T_A = 25^\circ\text{C}$	6	10 Power Supply Recommendations	18
6.7 Timing Requirements – $V_{CCA} = 1.5\text{ V} \pm 0.1\text{ V}$	6	11 Layout	19
6.8 Timing Requirements – $V_{CCA} = 1.8\text{ V} \pm 0.15\text{ V}$	6	11.1 Layout Guidelines	19
6.9 Timing Requirements – $V_{CCA} = 2.5\text{ V} \pm 0.2\text{ V}$	6	11.2 Layout Example	19
6.10 Timing Requirements – $V_{CCA} = 3.3\text{ V} \pm 0.3\text{ V}$	6	12 デバイスおよびドキュメントのサポート	20
6.11 Switching Characteristics – $V_{CCA} = 1.2\text{ V}$, $T_A = 25^\circ\text{C}$	7	12.1 ドキュメントの更新通知を受け取る方法	20
6.12 Switching Characteristics – $V_{CCA} = 1.5\text{ V} \pm 0.1\text{ V}$	7	12.2 コミュニティ・リソース	20
6.13 Switching Characteristics – $V_{CCA} = 1.8\text{ V} \pm 0.15\text{ V}$	8	12.3 商標	20
6.14 Switching Characteristics – $V_{CCA} = 2.5\text{ V} \pm 0.2\text{ V}$	8	12.4 静電気放電に関する注意事項	20
6.15 Switching Characteristics – $V_{CCA} = 3.3\text{ V} \pm 0.3\text{ V}$	9	12.5 Glossary	20
		13 メカニカル、パッケージ、および注文情報	21

4 改訂履歴


資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

2009年8月発行のものから更新

Page

- 「アプリケーション」セクション、「ESD定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加..... 1
- Changed the entry in the TYPE column from "—" to "I" for V_{CCA} and V_{CCB} 3
- Added row for junction temperature to *Absolute Maximum Ratings* 4
- Added parameter descriptions to *Electrical Characteristics* table 5
- Added "-Q1" to the device name throughout the document 12
- Changed I to I_{CC} in *Output Load Considerations* 15
- Changed TXS01xx series to TXS family in *Pullup or Pulldown Resistors on I/O Lines* 16
- Changed TXS010X to TXS in *Application Information* 17
- Clarified wording of sentences and added references to two application reports 18

5 Pin Configuration and Functions



Pin Functions

NAME	NO.	I/O	DESCRIPTION
A1	1	I/O	Input/output 1. Referenced to V_{CCA} .
A2	3	I/O	Input/output 2. Referenced to V_{CCA} .
A3	4	I/O	Input/output 3. Referenced to V_{CCA} .
A4	5	I/O	Input/output 4. Referenced to V_{CCA} .
A5	6	I/O	Input/output 5. Referenced to V_{CCA} .
A6	7	I/O	Input/output 6. Referenced to V_{CCA} .
B1	16	I/O	Input/output 1. Referenced to V_{CCB} .
B2	14	I/O	Input/output 2. Referenced to V_{CCB} .
B3	13	I/O	Input/output 3. Referenced to V_{CCB} .
B4	12	I/O	Input/output 4. Referenced to V_{CCB} .
B5	11	I/O	Input/output 5. Referenced to V_{CCB} .
B6	10	I/O	Input/output 6. Referenced to V_{CCB} .
GND	9	—	Ground
OE	8	I	Output enable. Pull OE low to place all outputs in the high-impedance state. Referenced to V_{CCA} .
V_{CCA}	2	I	A-port supply voltage. $1.2 \text{ V} \leq V_{CCA} \leq 3.6 \text{ V}$, $V_{CCA} \leq V_{CCB}$.
V_{CCB}	15	I	B-port supply voltage. $1.65 \text{ V} \leq V_{CCB} \leq 5.5 \text{ V}$.

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

over operating ambient temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CCA}	Supply voltage range		-0.5	4.6	V
V_{CCB}	Supply voltage range		-0.5	6.5	V
V_I	Input voltage range ⁽²⁾		-0.5	6.5	V
V_O	Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾		-0.5	6.5	V
	Voltage range applied to any output in the high or low state ^{(2) (3)}	A inputs	-0.5	$V_{CCA} + 0.5$	V
		B inputs	-0.5	$V_{CCB} + 0.5$	
I_{IK}	Input clamp current	$V_I < 0$		-50	mA
I_{OK}	Output clamp current	$V_O < 0$		-50	mA
I_O	Continuous output current			± 50	mA
	Continuous current through V_{CCA} , V_{CCB} , or GND			± 100	mA
T_J	Junction temperature			150	°C
T_{stg}	Storage temperature range		-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The values of V_{CCA} and V_{CCB} are provided in the *Recommended Operating Conditions* table.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	± 2000	V
		Charged-device model (CDM), per AEC Q100-011	All pins	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions^{(1) (2)}

		V_{CCA}	V_{CCB}	MIN	MAX	UNIT
V_{CCA}	Supply voltage			1.2	3.6	V
				1.65	5.5	
V_{IH}	High-level input voltage	Data inputs	1.2 V to 3.6 V	1.65 V to 5.5 V	$V_{CCI} \times 0.65^{(3)}$	V
		OE			$V_{CCB} \times 0.65$	
V_{IL}	Low-level input voltage	Data inputs	1.2 V to 5.5 V	1.65 V to 5.5 V	0	$V_{CCI} \times 0.35^{(3)}$
		OE	1.2 V to 3.6 V		0	
$\Delta t/\Delta v$	Input transition rise or fall rate	A-port inputs	1.2 V to 3.6 V	1.65 V to 5.5 V		40
		B-port inputs	1.2 V to 3.6 V	1.65 V to 3.6 V		40
				4.5 V to 5.5 V		30
T_A	Operating ambient temperature				-40	85

- (1) The A and B sides of an unused data I/O pair must be held in the same state, that is, both at V_{CCI} or both at GND.
- (2) V_{CCA} must be less than or equal to V_{CCB} and must not exceed 3.6 V.
- (3) V_{CCI} is the supply voltage associated with the input port.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾				UNIT	
		TXB0106-Q1			
		PW (TSSOP)			
16 PINS					
$R_{\theta JA}$	Junction-to-ambient thermal resistance			107.5	
$R_{\theta JC(\text{top})}$	Junction-to-case (top) thermal resistance			42.3	
$R_{\theta JB}$	Junction-to-board thermal resistance			52.6	
ψ_{JT}	Junction-to-top characterization parameter			4.2	
ψ_{JB}	Junction-to-board characterization parameter			52	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

6.5 Electrical Characteristics^{(1) (2)}

over recommended operating ambient temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V_{CCA}	V_{CCB}	$T_A = 25^\circ\text{C}$		$-40^\circ\text{C} \text{ to } 85^\circ\text{C}$		UNIT	
					MIN	TYP	MAX	MIN		
V_{OHA}	Output high voltage, A port	$I_{OH} = -20 \mu\text{A}$	1.2 V		1.1			$V_{CCA} - 0.4$	V	
			1.4 V to 3.6 V							
V_{OLA}	Output low voltage, A port	$I_{OL} = 20 \mu\text{A}$	1.2 V		0.9			0.4	V	
			1.4 V to 3.6 V							
V_{OHB}		$I_{OH} = -20 \mu\text{A}$		1.65 V to 5.5 V				$V_{CCB} - 0.4$	V	
V_{OLB}				1.65 V to 5.5 V				0.4	V	
$I_{lkg(l)}$	OE	Input leakage current		1.2 V to 3.6 V	1.65 V to 5.5 V		± 1	± 2	μA	
$I_{lkg(off)}$	A port	Off-state leakage current		0 V	0 V to 5.5 V		± 1	± 2	μA	
	B port			0 V to 3.6 V	0 V		± 1	± 2		
I_{OZ}	A or B port	High-impedance output current	$OE = \text{GND}$	1.2 V to 3.6 V	1.65 V to 5.5 V		± 1	± 2	μA	
I_{CCA}	V_{CCA} supply current	$V_I = V_{CCI}$ or GND , $I_O = 0$	1.2 V	1.65 V to 5.5 V	0.06			μA		
			1.4 V to 3.6 V							
			3.6 V	0 V						
			0 V	5.5 V						
I_{CCB}	V_{CCB} supply current	$V_I = V_{CCI}$ or GND , $I_O = 0$	1.2 V	1.65 V to 5.5 V	3.4			μA		
			1.4 V to 3.6 V							
			3.6 V	0 V						
			0 V	5.5 V						
$I_{CCA} + I_{CCB}$	Combined supply current	$V_I = V_{CCI}$ or GND , $I_O = 0$	1.2 V	1.65 V to 5.5 V	3.5			μA		
			1.4 V to 3.6 V							
I_{CCZA}	High-impedance V_{CCA} supply current	$V_I = V_{CCI}$ or GND , $I_O = 0$, $OE = \text{GND}$	1.2 V	1.65 V to 5.5 V	0.05			μA		
			1.4 V to 3.6 V							
I_{CCZB}	High-impedance V_{CCB} supply current	$V_I = V_{CCI}$ or GND , $I_O = 0$, $OE = \text{GND}$	1.2 V	1.65 V to 5.5 V	3.3			μA		
			1.4 V to 3.6 V							
C_I	OE	Input capacitance		1.2 V to 3.6 V	1.65 V to 5.5 V		5	5.5	pF	

(1) V_{CCI} is the supply voltage associated with the input port.

(2) V_{CCO} is the supply voltage associated with the output port.

Electrical Characteristics^{(1) (2)} (continued)

over recommended operating ambient temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CCA}	V _{CCB}	T _A = 25°C			−40°C to 85°C		UNIT
					MIN	TYP	MAX	MIN	MAX	
C _{io}	A port		1.2 V to 3.6 V	1.65 V to 5.5 V	5			6.5		pF
	B port				8			10		

6.6 Timing Requirements – V_{CCA} = 1.2 V, T_A = 25°C

		V _{CCB} = 1.8 V	V _{CCB} = 2.5 V	V _{CCB} = 3.3 V	V _{CCB} = 5 V	UNIT
		TYP	TYP	TYP	TYP	
	Data rate	20	20	20	20	Mbps
t _w	Pulse duration	50	50	50	50	ns

6.7 Timing Requirements – V_{CCA} = 1.5 V ± 0.1 V

over recommended operating ambient temperature range (unless otherwise noted)

		V _{CCB} = 1.8 V ± 0.15 V	V _{CCB} = 2.5 V ± 0.2 V	V _{CCB} = 3.3 V ± 0.3 V	V _{CCB} = 5 V ± 0.5 V	UNIT
		MIN	MAX	MIN	MAX	
	Data rate	50	50	50	50	Mbps
t _w	Pulse duration	20	20	20	20	ns

6.8 Timing Requirements – V_{CCA} = 1.8 V ± 0.15 V

over recommended operating ambient temperature range (unless otherwise noted)

		V _{CCB} = 1.8 V ± 0.15 V	V _{CCB} = 2.5 V ± 0.2 V	V _{CCB} = 3.3 V ± 0.3 V	V _{CCB} = 5 V ± 0.5 V	UNIT
		MIN	MAX	MIN	MAX	
	Data rate	52	60	60	60	Mbps
t _w	Pulse duration	19	17	17	17	ns

6.9 Timing Requirements – V_{CCA} = 2.5 V ± 0.2 V

over recommended operating ambient temperature range (unless otherwise noted)

		V _{CCB} = 2.5 V ± 0.2 V	V _{CCB} = 3.3 V ± 0.3 V	V _{CCB} = 5 V ± 0.5 V	UNIT	
		MIN	MAX	MIN	MAX	
	Data rate	70	100	100	100	Mbps
t _w	Pulse duration	14	10	10	10	ns

6.10 Timing Requirements – V_{CCA} = 3.3 V ± 0.3 V

over recommended operating ambient temperature range (unless otherwise noted)

		V _{CCB} = 3.3 V ± 0.3 V	V _{CCB} = 5 V ± 0.5 V	UNIT
		MIN	MAX	
	Data rate	100	100	Mbps
t _w	Pulse duration	10	10	ns

6.11 Switching Characteristics – $V_{CCA} = 1.2\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CCB} = 1.8\text{ V}$	$V_{CCB} = 2.5\text{ V}$	$V_{CCB} = 3.3\text{ V}$	$V_{CCB} = 5\text{ V}$	UNIT
			TYP	TYP	TYP	TYP	
t_{pd}	A	B	9.5	7.9	7.6	8.5	ns
	B	A	9.2	8.8	8.4	8	
t_{en}	OE	A	1	1	1	1	μs
		B	1	1	1	1	
t_{dis} ⁽¹⁾	OE	A	20	17	17	18	ns
		B	20	16	15	15	
t_{rA}, t_{fA}	A-port rise and fall times		4.1	4.4	4.1	3.9	ns
t_{rB}, t_{fB}	B-port rise and fall times		5	5	5.1	5.1	ns
$t_{SK(O)}$	Channel-to-channel skew		2.4	1.7	1.9	7	ns
Max. data rate			20	20	20	20	Mbps

(1) Test procedure uses a 25-MHz sine wave on the input.

6.12 Switching Characteristics – $V_{CCA} = 1.5\text{ V} \pm 0.1\text{ V}$

over recommended operating ambient temperature range (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$		$V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$		$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t_{pd}	A	B	1.4	13.5	1.2	10.5	1.1	10.5	0.8	10.1	ns
	B	A	0.9	15.2	0.7	13.8	0.4	13.8	0.3	13.7	
t_{en}	OE	A			1		1		1		μs
		B			1		1		1		
t_{dis} ⁽¹⁾	OE	A	6.6	33	6.4	25.3	6.1	23.1	5.9	24.6	ns
		B	6.6	35.6	5.8	25.6	5.5	22.1	5.6	20.6	
t_{rA}, t_{fA}	A-port rise and fall times		0.8	6.5	0.8	6.3	0.8	6.3	0.8	6.3	ns
t_{rB}, t_{fB}	B-port rise and fall times		1	7.3	0.7	4.9	0.7	4.6	0.6	4.6	ns
$t_{SK(O)}$	Channel-to-channel skew				2.6		1.9		1.6		1.3 ns
Max data rate			50		50		50		50		Mbps

(1) Test procedure uses a 25-MHz sine wave on the input.

6.13 Switching Characteristics – $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$

over recommended operating ambient temperature range (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$		$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$		$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t_{pd}	A	B	1.6	12	1.4	7.7	1.3	6.8	1.2	6.5	ns
	B	A	1.5	13.5	1.2	10	0.8	8.2	0.5	8	
t_{en}	OE	A			1		1		1		μs
		B			1		1		1		
t_{dis} ⁽¹⁾	OE	A	5.9	26.7	5.6	21.6	5.4	18.9	4.8	18.7	ns
		B	6.1	33.9	5.2	23.7	5	19.9	5	17.6	
t_{rA}, t_{fA}	A-port rise and fall times		0.7	5.1	0.7	5	1	5	0.7	5	ns
t_{rB}, t_{fB}	B-port rise and fall times		1	7.3	0.7	5	0.7	3.9	0.6	3.8	ns
$t_{SK(O)}$	Channel-to-channel skew				0.8		0.7		0.6		ns
Max data rate			52		60		60		60		Mbps

(1) Test procedure uses a 25-MHz sine wave on the input.

6.14 Switching Characteristics – $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating ambient temperature range (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$		$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX		
t_{pd}	A	B	1.1	6.7	1	5.7	0.9	5	ns	
	B	A	1	8.5	0.6	7	0.3	7		
t_{en}	OE	A			1		1		μs	
		B			1		1			
t_{dis} ⁽¹⁾	OE	A	5	16.9	4.9	15	4.5	13.8	ns	
		B	4.8	21.8	4.5	17.9	4.4	15.2		
t_{rA}, t_{fA}	A-port rise and fall times		0.8	3.6	0.6	3.6	0.5	3.5	ns	
t_{rB}, t_{fB}	B-port rise and fall times		0.6	4.9	0.7	3.9	0.6	3.2	ns	
$t_{SK(O)}$	Channel-to-channel skew				0.4		0.3		0.3	ns
Max data rate			70		100		100		Mbps	

(1) Test procedure uses a 25-MHz sine wave on the input.

6.15 Switching Characteristics – $V_{CCA} = 3.3\text{ V} \pm 0.3\text{ V}$

over recommended operating ambient temperature range (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$		UNIT
			MIN	MAX	MIN	MAX	
t_{pd}	A	B	0.9	5.5	0.8	4.5	ns
	B	A	0.5	6.5	0.2	6	
t_{en}	OE	A		1		1	μs
		B		1		1	
t_{dis} ⁽¹⁾	OE	A	4.5	13.9	4.1	12.4	ns
		B	4.1	17.3	4	14.4	
t_{rA}, t_{fA}	A-port rise and fall times		0.5	3	0.5	3	ns
t_{rB}, t_{fB}	B-port rise and fall times		0.7	3.9	0.6	3.2	ns
$t_{SK(O)}$	Channel-to-channel skew			0.4		0.3	ns
Max data rate			100		100		Mbps


(1) Test procedure uses a 25-MHz sine wave on the input.

6.16 Operating Characteristics


$T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	V_{CCA}							UNIT	
		1.2 V	1.2 V	1.5 V	1.8 V	2.5 V	2.5 V	3.3 V		
		V_{CCB}								
		5 V	1.8 V	1.8 V	1.8 V	2.5 V	5 V	3.3 V to 5 V		
		TYP	TYP	TYP	TYP	TYP	TYP	TYP		
C_{pdA}	A-port input, B-port output	9	8	7	7	7	7	8	pF	
		12	11	11	11	11	11	11		
C_{pdB}	A-port input, B-port output	35	26	27	27	27	27	28	pF	
		26	19	18	18	18	20	21		
C_{pdA}	A-port input, B-port output	0.01	0.01	0.01	0.01	0.01	0.01	0.01	pF	
		0.01	0.01	0.01	0.01	0.01	0.01	0.01		
C_{pdB}	A-port input, B-port output	0.01	0.01	0.01	0.01	0.01	0.01	0.03	pF	
		0.01	0.01	0.01	0.01	0.01	0.01	0.03		

6.17 Typical Characteristics



7 Parameter Measurement Information



- A. C_L includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $dv/dt \geq 1 \text{ V/ns}$.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. t_{PLH} and t_{PHL} are the same as t_{pd} .
- E. V_{CCI} is the V_{CC} associated with the input port.
- F. V_{CCO} is the V_{CC} associated with the output port.
- G. All parameters and waveforms are not applicable to all devices.


Figure 4. Load Circuits and Voltage Waveforms

8 Detailed Description

8.1 Overview

The TXB0106-Q1 device is a 6-bit, directionless voltage-level translator specifically designed for translating logic voltage levels. The A port is able to accept I/O voltages ranging from 1.2 V to 3.6 V, while the B port can accept I/O voltages from 1.65 V to 5.5 V. The device is a buffered architecture with edge-rate accelerators (one-shots) to improve the overall data rate. This device can only translate push-pull CMOS logic outputs. For open-drain signal translation, see TI's TXS family of products.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Architecture

The TXB0106-Q1 architecture (see [Figure 5](#)) does not require a direction-control signal to control the direction of data flow from A to B or from B to A. In a dc state, the output drivers of the TXB0106-Q1 device can maintain a high or low, but are designed to be weak, so that they can be overdriven by an external driver when data on the bus starts flowing in the opposite direction.

The output one-shots detect rising or falling edges on the A or B ports. During a rising edge, the one-shot turns on the PMOS transistors (T1, T3) for a short duration, which speeds up the low-to-high transition. Similarly, during a falling edge, the one-shot turns on the NMOS transistors (T2, T4) for a short duration, which speeds up the high-to-low transition. The typical output impedance during output transition is $70\ \Omega$ at $V_{CCO} = 1.2\text{ V}$ to 1.8 V , $50\ \Omega$ at $V_{CCO} = 1.8\text{ V}$ to 3.3 V , and $40\ \Omega$ at $V_{CCO} = 3.3\text{ V}$ to 5 V .





Figure 5. Architecture of the TXB0106-Q1 I/O Cell

8.3.2 Input Driver Requirements

Typical I_{IN} vs V_{IN} characteristics of the TXB0106-Q1 device are shown in [Figure 6](#). For proper operation, the device driving the data I/Os of the TXB0106-Q1 device must have drive strength of at least $\pm 2\text{ mA}$.

Feature Description (continued)



- A. V_T is the input threshold voltage of the TXB0106-Q1 device (typically $V_{CC1} / 2$).
- B. V_D is the supply voltage of the external driver.

Figure 6. Typical I_{IN} vs V_{IN} Curve

8.3.3 Power Up

During operation, ensure that $V_{CCA} \leq V_{CCB}$ at all times. During power-up sequencing, $V_{CCA} \geq V_{CCB}$ does not damage the device, so any power supply can be ramped up first. The TXB0106-Q1 device has circuitry that disables all output ports when either V_{CC} is switched off ($V_{CCA/B} = 0 \text{ V}$).

8.3.4 Output Load Considerations

TI recommends careful PCB layout practices with short PCB trace lengths to avoid excessive capacitive loading and to ensure that proper one-shot (O.S.) triggering takes place. PCB signal trace-lengths should be kept short enough such that the round trip delay of any reflection is less than the O.S. duration. This improves signal integrity by ensuring that any reflection sees a low impedance at the driver. The O.S. circuits have been designed to stay on for approximately 10 ns. The maximum capacitance of the lumped load that can be driven also depends directly on the O.S. duration. With very heavy capacitive loads, the O.S. can time out before the signal is driven fully to the positive rail. The O.S. duration has been set to best optimize trade-offs between dynamic I_{CC} , load driving capability, and maximum bit-rate considerations. Both PCB trace length and connectors add to the capacitance that the TXB0106-Q1 output sees, so it is recommended that this lumped-load capacitance be considered to avoid O.S. retriggering, bus contention, output signal oscillations, or other adverse system-level affects.

8.3.5 Enable and Disable

The TXB0106-Q1 device has an OE input that is used to disable the device by setting OE = low, which places all I/Os in the high-impedance (Hi-Z) state. The disable time (t_{dis}) indicates the delay between when OE goes low and when the outputs actually get disabled (Hi-Z). The enable time (t_{en}) indicates the amount of time the user must allow for the O.S. circuitry to become operational after OE is taken high.

Feature Description (continued)

8.3.6 Pullup or Pulldown Resistors on I/O Lines

The TXB0106-Q1 device is designed to drive capacitive loads of up to 70 pF. The output drivers of the TXB0106-Q1 device have low dc drive strength. If pullup or pulldown resistors are connected externally to the data I/Os, their values must be kept higher than 50 kΩ to ensure that they do not contend with the output drivers of the TXB0106-Q1 device.

For the same reason, the TXB0106-Q1 device should not be used in applications such as I²C or 1-Wire where an open-drain driver is connected on the bidirectional data I/O. For these applications, use a device from TI's TSSOP family of level translators.

8.4 Device Functional Modes

The TXB0106-Q1 device has two functional modes, enabled and disabled. To disable the device, set the OE input to low, which places all I/Os in a high-impedance state. Setting the OE input to high will enable the device.

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TXB0106-Q1 device can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. It can only translate push-pull CMOS logic outputs. For open-drain signal translation, see TI's TXS products. Any external pulldown or pullup resistors are recommended to be larger than 50 kΩ.

9.2 Typical Application




Figure 7. Typical Operating Circuit

9.2.1 Design Requirements

For this design example, use the parameters listed in [Table 1](#). And make sure that $V_{CCA} \leq V_{CCB}$.

Table 1. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUE
Input voltage range	1.2 V to 3.6 V
Output voltage range	1.65 V to 5.5 V

9.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range

- Use the supply voltage of the device that is driving the TXB0106-Q1 device to determine the input voltage range. For a valid logic high the value must exceed the V_{IH} of the input port. For a valid logic low the value must be less than the V_{IL} of the input port.

- Output voltage range
 - Use the supply voltage of the device that the TXB0106-Q1 device is driving to determine the output voltage range.
 - Avoid the use of external pullup or pulldown resistors, if possible. If not possible, it is recommended the value should be larger than 50 kΩ.
- An external pulldown or pullup resistor decreases the output V_{OH} and V_{OL} . Use the following equations to estimate the V_{OH} and V_{OL} as a result of an external pulldown and pullup resistor. See [Effects of External Pullup and Pulldown Resistors on TXS and TXB Devices](#) and [Factors Affecting VOL for TXS and LSF Auto-bidirectional Translation Devices](#).

$$V_{OH} = V_{CCx} \times R_{PD} / (R_{PD} + 4.5 \text{ k}\Omega)$$

$$V_{OL} = V_{CCx} \times 4.5 \text{ k}\Omega / (R_{PU} + 4.5 \text{ k}\Omega)$$

Where

- V_{CCx} is the output port supply voltage on either V_{CCA} or V_{CCB}
- R_{PD} is the value of the external pulldown resistor
- R_{PU} is the value of the external pullup resistor
- 4.5 kΩ accounts for the tolerance of the serial 4-kΩ resistor in the I/O line.

9.2.3 Application Curve




Figure 8. Level Translation of a 2.5-MHz Signal

10 Power Supply Recommendations

During operation, ensure that $V_{CCA} \leq V_{CCB}$ at all times. During power-up sequencing, $V_{CCA} \geq V_{CCB}$ does not damage the device, so any power supply can be ramped up first. The TXB0106-Q1 device has circuitry that disables all output ports when either V_{CC} is switched off (V_{CCA} or $V_{CCB}=0$ V). The output-enable (OE) input circuit is designed so that it is supplied by V_{CCA} , and when the (OE) input is low, all outputs are placed in the high-impedance state. To ensure the high-impedance state of the outputs during power up or power down, the OE input pin must be tied to GND through a pulldown resistor and must not be enabled until V_{CCA} and V_{CCB} are fully ramped and stable. The minimum value of the pulldown resistor to ground is determined by the current-sourcing capability of the driver.


11 Layout

11.1 Layout Guidelines

To ensure reliability of the device, following common printed-circuit board layout guidelines are recommended.

- Bypass capacitors should be used on power supplies, and should be placed as close as possible to the V_{CCA} and V_{CCB} pins and the GND pin
- Short trace-lengths should be used to avoid excessive loading.
- PCB signal trace-lengths must be kept short enough so that the round-trip delay of any reflection is less than the O.S. duration, approximately 10 ns, ensuring that any reflection encounters low impedance at the source driver.

11.2 Layout Example



12 デバイスおよびドキュメントのサポート

12.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

12.2 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™オンライン・コミュニティ *TIのE2E (Engineer-to-Engineer)* コミュニティ。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイディアを検討して、問題解決に役立てることができます。

設計サポート *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

12.3 商標

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 静電気放電に関する注意事項



これらのデバイスは、限定期的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

12.5 Glossary

[SLYZ022 — TI Glossary](#).

This glossary lists and explains terms, acronyms, and definitions.

13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。これらの情報は、指定のデバイスに対して提供されている最新のデータです。このデータは予告なく変更されることがあります。ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TXB0106IPWRQ1	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YE06Q1	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TXB0106IPWRQ1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TXB0106IPWRQ1	TSSOP	PW	16	2000	356.0	356.0	35.0


PACKAGE OUTLINE

PW0016A



TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:


- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT


PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4220204/A 02/2017

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220204/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TIは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Webツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の默示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または默示的にかかわらず拒否します。

これらのリソースは、TI製品を使用する設計の経験を積んだ開発者への提供を意図したもので、(1)お客様のアプリケーションに適したTI製品の選定、(2)お客様のアプリケーションの設計、検証、試験、(3)お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているTI製品を使用するアプリケーションの開発の目的でのみ、TIはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TIや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TIおよびその代理人を完全に補償するものとし、TIは一切の責任を拒否します。

TIの製品は、[TIの販売条件](#)、またはti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TIがこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2022, Texas Instruments Incorporated