


# UCC27332-Q1 20V、9A シングル・チャネル、ローサイド・ゲート・ドライバ、-5V 入力機能付き、車載用アプリケーション向け

## 1 特長

- 車載アプリケーション向けに認定済み
- 以下の結果で AEC-Q100 認定済み:
  - デバイス温度グレード 1: -40°C ~ +125°C の動作時 周囲温度範囲
  - デバイス HBM ESD 分類レベル H2
  - デバイス CDM ESD 分類レベル C4B
- 業界標準のピン配置
- 9A シンク、9A ソース出力電流 (標準値)
- -5V まで耐える入力ピン
- VDD 電圧の絶対最大値: 20V
- 広い VDD 動作範囲: 4.5V ~ 18V
- 3mm × 3mm の MSOP8 パッケージで供給
- 25ns (代表値) の伝播遅延
- TTL 互換の入力スレッショルド
- 動作時の接合部温度範囲: -40°C ~ 125°C

## 2 アプリケーション

- 車載用 DC/DC コンバータ
- 車載用オンボード充電器 (OBC)
- テレコムのスウィッチ・モード電源
- 力率改善 (PFC) 回路
- ソーラー電源
- モータ・ドライブ
- 高周波ライン・ドライバ
- パルス・トランス・ドライバ
- ハイパワー・バッファ



アプリケーション概略図

## 3 概要

UCC27332-Q1 は、MOSFET、GaN パワー・スイッチを効率的に駆動できるシングル・チャネル高速ローサイド・ゲート・ドライバです。UCC27332-Q1 は 9A (代表値) のピーク駆動能力を持っています。これにより、パワー・スイッチの立ち上がり / 立ち下がり時間を短縮し、スイッチング損失を低減し、効率を向上させます。UCC27332-Q1 デバイスの小さい伝搬遅延は、システムのデッドタイム最適化、パルス幅利用率、制御ループ応答、過渡性能を改善させることで出力段の効率を向上させます。

UCC27332-Q1 は、入力で -5V を扱えるため、中程度のグラウンド・バウンスが発生するシステムの堅牢性を向上させることができます。独立したイネーブル信号を使うと、メイン制御ロジックとは無関係に電力段を制御できます。システムでフォルトが発生した場合、ゲート・ドライバは出力段を素早く遮断できます (パワー・トレインをオフにする必要があります)。イネーブル機能は、システムの堅牢性も向上させます。多くの高周波スイッチング電源では、電源デバイスのゲートに高周波ノイズを生じさせます。このノイズがゲート・ドライバの出力ピンに注入され、ドライバを誤動作させる可能性があります。UCC27332-Q1 は、その過渡逆電流および逆電圧特性により、そのような条件でも優れた性能を発揮します。

規定されたパワーオン・リセット・スレッショルドを VDD 電圧が下回ると、強力な内部プルダウン MOSFET が出力を Low に保持します。このアクティブ・プルダウン機能は、システムの堅牢性をさらに向上させます。小型の 3mm × 3mm MSOP パッケージは、ゲート・ドライバの配置の最適化とレイアウトの改善を可能にします。この小型パッケージは、ゲート・ドライバの配置の最適化とレイアウトの改善も可能にします。

### パッケージ情報

部品番号	パッケージ (1)	パッケージ・サイズ (2)	本体サイズ (公称)
UCC27332-Q1	DGN (VSSOP-PowerPAD, 8)	3.0mm × 4.9mm	3.0mm × 3.0mm

- (1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。
- (2) パッケージ・サイズ (長さ × 幅) は公称値であり、該当する場合はピンも含まれます。



## Table of Contents

<b>1 特長</b> .....	<b>1</b>	7.3 Feature Description.....	<b>11</b>
<b>2 アプリケーション</b> .....	<b>1</b>	7.4 Device Functional Modes.....	<b>13</b>
<b>3 概要</b> .....	<b>1</b>	<b>8 Applications and Implementation</b> .....	<b>14</b>
<b>4 Revision History</b> .....	<b>2</b>	8.1 Application Information.....	<b>14</b>
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	8.2 Typical Application.....	<b>15</b>
<b>6 Specifications</b> .....	<b>4</b>	8.3 Power Supply Recommendations.....	<b>19</b>
6.1 Absolute Maximum Ratings.....	<b>4</b>	8.4 Layout.....	<b>20</b>
6.2 ESD Ratings.....	<b>4</b>	<b>9 Device and Documentation Support</b> .....	<b>22</b>
6.3 Recommended Operating Conditions.....	<b>4</b>	9.1 サード・パーティ製品に関する免責事項.....	<b>22</b>
6.4 Thermal Information.....	<b>5</b>	9.2 ドキュメントの更新通知を受け取る方法.....	<b>22</b>
6.5 Electrical Characteristics.....	<b>5</b>	9.3 サポート・リソース.....	<b>22</b>
6.6 Switching Characteristics.....	<b>6</b>	9.4 Trademarks.....	<b>22</b>
6.7 Timing Diagrams.....	<b>6</b>	9.5 静電気放電に関する注意事項.....	<b>22</b>
6.8 Typical Characteristics.....	<b>7</b>	9.6 用語集.....	<b>22</b>
<b>7 Detailed Description</b> .....	<b>10</b>	<b>10 Mechanical, Packaging, and Orderable Information</b> .....	<b>22</b>
7.1 Overview.....	<b>10</b>		
7.2 Functional Block Diagram.....	<b>11</b>		

## 4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

DATE	REVISION	NOTES
October 2023	*	Initial release

## 5 Pin Configuration and Functions




図 5-1. 8-Pin MSOP DGN Package Top View

表 5-1. Pin Functions

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
EN	3	I	Enable or disable control pin. If not used, connect to VDD.
GND	4,5	G	Device ground or reference
IN	2	I	Non-inverting PWM input
OUT	6,7	O	Output of the driver
VDD	1,8	P	Driver bias supply. Connect the positive node of the voltage source to this pin through an impedance for high common mode noise rejection. Bypass this pin with two ceramic capacitors, generally $\geq 1 \mu\text{F}$ and $0.1 \mu\text{F}$ , which are referenced to GND pin of this device.
	Thermal Pad	—	Connect to GND through large copper plane. This pad is not a low-impedance path to GND.

(1) I/O = Digital input/output, IA = Analog input, AO= Analog output, P = Power connection

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup> <sup>(2)</sup> <sup>(3)</sup>

		MIN	MAX	UNIT
Supply voltage	VDD	-0.3	20	V
Output Voltage (DC)	VOUT	-0.3	VDD +0.3	V
Output Voltage (100-ns Pulse)	VOUT	-2	VDD +0.3	V
Input Voltage IN		-5	VDD +0.3	V
Input Voltage EN		-0.3	VDD +0.3	
Operating junction temperature, T <sub>J</sub>		-40	150	°C
Lead temperature	Soldering, 10 s		300	°C
	Reflow		260	
Storage temperature, T <sub>stg</sub>		-65	150	°C

- Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- All voltages are with respect to GND unless otherwise noted. Currents are positive into, negative out of the specified terminal. See [セクション 6.4](#) of the data sheet for thermal limitations and considerations of packages.
- These devices are sensitive to electrostatic discharge; follow proper device handling procedures.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup> HBM ESD classification level H2	±2000	V
	Charged-device model (CDM), per AEC Q100-011 CDM ESD classification level C4B	±1000	

- AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range. All voltages are with reference to GND (unless otherwise noted)

	MIN	NOM	MAX	UNIT
Supply voltage, VDD	4.5	12	18	V
Input voltage, IN	-2		VDD	V
Input voltage, EN	0		VDD	V
Output Voltage, OUT	0		VDD	V
Operating junction temperature, T <sub>J</sub>	-40		125	°C

## 6.4 Thermal Information

THERMAL METRIC		UCC27332-Q1	UNIT
		DGN (MSOP)	
		8 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	57.3	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	82.0	
R <sub>θJB</sub>	Junction-to-board thermal resistance	30.5	
ψ <sub>JT</sub>	Junction-to-top characterization parameter	5.0	
ψ <sub>JB</sub>	Junction-to-board characterization parameter	30.4	
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	13.1	

## 6.5 Electrical Characteristics

Unless otherwise noted, VDD = 4.5 V to 18 V, T<sub>A</sub> = T<sub>J</sub> = –40°C to 125°C, 1-μF capacitor from VDD to GND, No load on the output. Typical condition specifications are at 25°C.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>BIAS CURRENTS</b>						
I <sub>VDD</sub>	VDD static supply current	V <sub>IN</sub> = 3.3V, EN = VDD		150	380	μA
I <sub>VDD</sub>	VDD static supply current	V <sub>IN</sub> = 0 V, EN = VDD		107	180	μA
I <sub>VDDO</sub>	VDD dynamic operating current	C <sub>LOAD</sub> = 1.8 nF, f <sub>SW</sub> = 100 kHz, EN = VDD, V <sub>IN</sub> = 0 V to 3.3 V PWM		3.9	4.5	mA
I <sub>DIS</sub>	VDD disable current	V <sub>IN</sub> = 3.3 V, EN = 0 V		280	380	μA
<b>POWER ON RESET (POR)</b>						
V <sub>VDD_ON</sub>	VDD POR rising threshold		2.1	3.0	4.0	V
V <sub>VDD_OFF</sub>	VDD POR falling threshold		1.8	2.7	3.5	V
V <sub>VDD_HYS</sub>	VDD POR hysteresis			0.3		V
<b>INPUT (IN)</b>						
V <sub>IN_H</sub>	Input signal high threshold,	Output High, EN=HIGH	1.6	2.2	2.5	V
V <sub>IN_L</sub>	Input signal low threshold	Output Low, EN=HIGH	0.8	1.2	1.5	V
V <sub>IN_HYS</sub>	Input signal hysteresis			1.0		V
<b>ENABLE (EN)</b>						
V <sub>EN_H</sub>	Enable signal high threshold	Output high, IN=HIGH	1.7	2.3	2.7	V
V <sub>EN_L</sub>	Enable signal low threshold	Output low, IN=HIGH	1.1	1.8	2.0	V
V <sub>EN_HYS</sub>	Enable signal hysteresis			0.7		V
R <sub>EN</sub>	EN pin pullup resistance	EN = 0 V		100		kΩ
<b>OUTPUT (OUT)</b>						
I <sub>SRC</sub> <sup>(1)</sup>	Peak output source current	VDD = 14V, C <sub>VDD</sub> = 10 μF, C <sub>L</sub> = 0.1 μF, f = 1 kHz		9		A
I <sub>SNK</sub> <sup>(1)</sup>	Peak output sink current	VDD = 14V, C <sub>VDD</sub> = 10 μF, C <sub>L</sub> = 0.1 μF, f = 1 kHz		–9		A
R <sub>OH</sub> <sup>(2)</sup>	OUTH, pullup resistance	I <sub>OUT</sub> = –10 mA See: <a href="#">セクション 7.3.4</a>		0.6	1.5	Ω
R <sub>OL</sub>	OUTL, pulldown resistance	I <sub>OUT</sub> = 10 mA		0.4	1	Ω

(1) Parameter not tested in production.

(2) Output pullup resistance here is a DC measurement that measures resistance of PMOS structure only, not N-channel structure.

## 6.6 Switching Characteristics

Unless otherwise noted,  $V_{DD} = V_{EN} = 4.5\text{ V to }18\text{ V}$ ,  $T_A = T_J = -40^\circ\text{C to }125^\circ\text{C}$ , 1- $\mu\text{F}$  capacitor from  $V_{DD}$  to  $\text{GND}$ , No load on the output. Typical condition specifications are at  $25^\circ\text{C}$  <sup>(1)</sup>

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_R$	Rise time	$C_{LOAD} = 10\text{ nF}$ , 20% to 80%, $V_{IN} = 0\text{ V to }5\text{ V}$		16	30	ns
$t_F$	Fall time	$C_{LOAD} = 10\text{ nF}$ , 80% to 20%, $V_{IN} = 0\text{ V to }5\text{ V}$		11	28	ns
$t_{D1}$	Turnon propagation delay	$C_{LOAD} = 10\text{ nF}$ , $V_{IN\_H}$ of the input rise to 20% of output rise, $V_{IN} = 0\text{ V to }5\text{ V}$ , $F_{sw}=500\text{kHz}$ , 50% duty cycle		25	60	ns
$t_{D2}$	Turn-off propagation delay	$C_{LOAD} = 10\text{ nF}$ , $V_{IN\_L}$ of the input fall to 80% of output fall, $V_{IN} = 0\text{ V to }5\text{ V}$ , $F_{sw}=500\text{kHz}$ , 50% duty cycle		34	65	ns
$t_{PD\_EN}$	Enable propagation delay	$C_{LOAD} = 10\text{ nF}$ , $V_{EN\_H}$ of the enable rise to 20% of output rise, $V_{IN} = 0\text{ V to }5\text{ V}$ , $F_{sw}=500\text{kHz}$ , 50% duty cycle		27	40	ns
$t_{PD\_DIS}$	Disable propagation delay	$C_{LOAD} = 10\text{ nF}$ , $V_{EN\_L}$ of the enable fall to 80% of output fall, $V_{IN} = 0\text{ V to }5\text{ V}$ , $F_{sw}=500\text{kHz}$ , 50% duty cycle		28	64	ns
$t_{PWmin}$	Minimum input pulse width that passes to the output	$C_{LOAD} = 10\text{ nF}$ , $V_{IN} = 0\text{ V to }5\text{ V}$ , $F_{sw}=500\text{kHz}$ , $V_o > 1.5\text{ V}$			30.5	ns

(1) Switching parameters are not tested in production.




図 6-1. Input-Output Operation




図 6-2. Enable Function

## 6.8 Typical Characteristics

Unless otherwise specified, VDD=12V, IN+=3.3V, IN-=GND, T<sub>J</sub> = 25 °C, no load




Figure 6-3. Start-Up and Quiescent Current




Figure 6-4. Operating Supply Current




Figure 6-5. Static Supply Current




Figure 6-6. Disable Current




Figure 6-7. Input Thresholds





Figure 6-8. Enable Threshold

## 6.8 Typical Characteristics (continued)

Unless otherwise specified, VDD=12V, IN+=3.3V, IN-=GND, T<sub>J</sub> = 25 °C, no load



## 6.8 Typical Characteristics (continued)

Unless otherwise specified, VDD=12V, IN+=3.3V, IN-=GND, T<sub>J</sub> = 25 °C, no load




図 6-15. Input to Output Rising (turn-on) Propagation Delay vs VDD




図 6-16. Input to Output Falling (turn-off) Propagation Delay vs VDD




図 6-17. Input Propagation Delay vs Temperature




図 6-18. Enable to Output Rising Propagation Delay




図 6-19. Enable to Output Falling Propagation Delay




図 6-20. Peak Source Current vs VDD

## 6.8 Typical Characteristics (continued)

Unless otherwise specified, VDD=12V, IN+=3.3V, IN-=GND, T<sub>J</sub> = 25 °C, no load




图 6-21. Peak Sink Current vs VDD

## 7 Detailed Description

### 7.1 Overview

The UCC27332-Q1 device is a single-channel, high-speed, gate driver capable of effectively driving MOSFET, and GaN power switches with 9-A source and 9-A sink (symmetrical drive) peak current. A strong source and sink capability boost immunity against a parasitic Miller turnon effect. The UCC27332-Q1 device can be directly connected to the gate driver transformer or line driver transformer as the inputs of UCC27332-Q1 can handle –5V. The driver has a good transient handling capability on its output due to reverse currents, as well as rail-to-rail drive capability and small propagation delay, typically 23 ns.


The input threshold of UCC27332-Q1 is compatible to TTL low-voltage logic, which is fixed and independent of VDD supply voltage. The driver can also work with CMOS based controllers as long as the threshold requirement is met. The 1-V typical hysteresis offers excellent noise immunity.

The driver has an EN pin with fixed TTL compatible threshold. EN is internally pulled up; pulling EN low disables the driver, while leaving EN open provides normal operation. The EN pin can be used as an additional input with similar performance as the IN pin.

表 7-1. UCC27332-Q1 Features and Benefits

FEATURE	BENEFIT
–5 V IN and EN capability	Enhanced signal reliability and device robustness in noisy environments that experience ground bounce on the gate driver.
High source and sink current capability 9 A	High current capability helps drive large gate charge loads to minimize switching losses.
Low 25 ns (typ) propagation delay.	Extremely low pulse transmission distortion
Wide VDD operating range of 4.5 V to 18 V	Flexibility in system design
EN can float	Safe operation when the output of the controller ties to the EN pin in tristate
Strong sink current (9 A) and low pulldown impedance (0.4Ω)	High immunity to high dV/dt Miller turnon events
TTL compatible input threshold logic with wide hysteresis	Enhanced noise immunity, while retaining compatibility with microcontroller logic level input signals (3.3 V, 5 V) optimized for digital power

## 7.2 Functional Block Diagram



Typical EN pullup resistance is 100 kΩ.

## 7.3 Feature Description

### 7.3.1 VDD Power On Reset

The UCC27332-Q1 device offers an power on reset lockout threshold of 3.0 V (rising). The device's hysteresis range helps to avoid any chattering due to the presence of noise on the bias supply. 0.3 V of typical POR hysteresis is expected for 4-V devices. There is no significant driver output turnon delay due to the POR feature. The POR turn-off delay is also minimized as much as possible. The POR delay is designed to minimize chattering that may occur due to very fast transients that may appear on VDD. When the bias supply is below POR thresholds, the outputs are held actively low irrespective of the state of input pins and enable pin. The device accepts a wide range of slew rates on its VDD pin.




図 7-1. Power Up

### 7.3.2 Input Stage

The inputs of the UCC27332-Q1 device are compatible with TTL based threshold logic and the inputs are independent of the VDD supply voltage. With typical high threshold of 2.2 V and typical low threshold of 1.2 V, the logic level thresholds can be conveniently driven with PWM control signals derived from 3.3-V or 5-V logic.

Wider hysteresis (typically 1 V) offers enhanced noise immunity compared to traditional TTL logic implementations, where the hysteresis is typically less than 0.5 V.

The device high resistance driver input (IN) reduces leakage currents in the input pin. The driver input signals are expected to be in a defined high or low state to control the driver outputs. If a controller is used which may have undefined or tri-state conditions on the driver control signals, it is recommended to have an external pull down resistance from the IN pin to ground.

The input stage of the driver should preferably be driven by a signal with a short rise or fall time. Caution must be exercised whenever the driver is used with slowly varying input signals, especially in situations where the device is located in a separate daughter board or PCB layout has long input connection traces:

- High  $dI/dt$  current from the driver output coupled with board layout parasitics can cause ground bounce. Because the device features just one GND pin which may be referenced to the power ground, this may interfere with the differential voltage between Input pins and GND and trigger an unintended change of output state. Because of fast 25-ns propagation delay, this can ultimately result in high-frequency oscillations, which increases power dissipation and poses risk of damage.
- 1-V Input threshold hysteresis boosts noise immunity compared to most other industry standard drivers.


An external resistance is highly recommended between the output of the driver and the power device instead of adding delays on the input signal. This also limits the rise or fall times to the power device which reduces the EMI. The external resistor has the additional benefit of reducing part of the gate charge related power dissipation in the gate driver device package and transferring it into the external resistor itself.

### 7.3.3 Enable Function

The Enable (EN) pin of the UCC27332-Q1 device also has TTL compatible input thresholds with wide hysteresis. The typical turnon threshold is 2.3V and the typical turn-off threshold is 1.8V with typical hysteresis of 0.7V. The Enable (EN) pin of the UCC27332-Q1 has an internal pullup resistor to an internal reference voltage. Thus, leaving the Enable pin floating turns on the driver and allows it to send output signals properly. If desired, the Enable can also be driven by low-voltage logic to enable and disable the driver. There is minimum delay from the enable block to the output for fast system response time.

### 7.3.4 Output Stage

The output stage of the UCC27332-Q1 device is illustrated in [Figure 7-2](#). The UCC27332-Q1 device features a P-Channel on the pull up structure, which delivers the highest peak source current when it is most needed during the Miller plateau region of the power switch turnon transition (when the power switch drain/collector voltage experiences  $dV/dt$ ). This pull up architecture closely emulates the behavior of the popular industry driver devices UCC2732x. One characteristic of this pull up driver stage architecture is relatively consistent driver output rise and fall times over a wide VDD range.




**図 7-2. UCC27332-Q1 Gate Driver Output Stage**

The  $R_{OH}$  parameter (see Electrical Table) is a DC measurement and it is representative of the on-resistance of the P-Channel device on the pull up stage of the driver output. The pulldown structure is composed of a N-

channel MOSFET only. The  $R_{OL}$  is also a DC measurement, and it is representative of true impedance of the pulldown stage in the device.

The UCC27332-Q1 can deliver 9-A source, and up to 9-A sink at  $V_{DD} = 14$  V. Strong sink capability results in a very low pulldown impedance in the driver output stage which boosts immunity against the parasitic Miller turnon (high slew rate  $dV/dt$  turnon) effect that is seen in FET power switches.

An example of a situation where Miller turnon is a concern is synchronous rectification (SR). In SR application, the  $dV/dt$  occurs on MOSFET drain when the MOSFET is already held in OFF state by the gate driver. The current charging the  $C_{GD}$  Miller capacitance during this high  $dV/dt$  is shunted by the pulldown stage of the driver. If the pulldown impedance is not low enough then a voltage spike can result in the  $V_{GS}$  of the MOSFET, which can result in spurious turnon. This phenomenon is illustrated in [Figure 7-3](#).



**Figure 7-3. Low Pull-Down Impedance in UCC27332-Q1 (Output Stage Mitigates Miller Turnon Effect)**

The driver output voltage swings between  $V_{DD}$  and  $GND$  providing rail-to-rail operation because of the low dropout of the output stage. In most applications, the external Schottky diode clamps may be eliminated because the presence of the MOSFET body diodes offers low impedance to switching overshoots and undershoots. The output stage of the UCC27332-Q1 devices can handle significant transient reverse current. The two OUT pins of the device should be shorted on the application board. The application may use resistor and parallel diode-resistor combination at the gate of the MOSFET to program different rise (pullup current) time and fall (pulldown) time.

## 7.4 Device Functional Modes

The UCC27332-Q1 devices operate in normal mode and POR mode (see [Section 7.3.1](#) for information on POR operation). In normal mode, the output state is dependent on the states of the device, and the input pins.

The UCC27332-Q1 features a single, non-inverting input, but also contains enable and disable functionality through the EN pin. Setting the EN pin to logic HIGH will enable the non-inverting input to output on the IN pin. The two OUT pins are internally shorted and shall be shorted on the application board as well.

**Table 7-2. UCC27332-Q1 Truth Table**

IN	EN	OUT
H	L	L
H	H	H
L	H	L
L	L	L
Float	L	L

表 7-2. UCC27332-Q1 Truth Table (続き)

IN	EN	OUT
Float	H	X
Any	Float	IN

注

The IN pin does not have an internal pulldown resistance, TI recommends an external pulldown resistor if the IN signal can be high impedance. X indicates a possible high or low state.

## 8 Applications and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

High-current gate driver devices are required in switching power applications for a variety of reasons. To enable fast switching of power devices and reduce associated switching power losses, a powerful gate driver can be employed between the PWM output of controllers or signal isolation devices and the gates of the power semiconductor devices. Further, gate drivers are indispensable when sometimes it is just not feasible to have the PWM controller directly drive the gates of the switching devices. The situation will be often encountered because the PWM signal from a digital controller or signal isolation device is often a 3.3-V or 5-V logic signal which is not capable of effectively turning on a power switch. A level-shifting circuitry is needed to boost the logic-level signal to the gate-drive voltage in order to fully turn on the power device and minimize conduction losses. Traditional buffer drive circuits based on NPN/PNP bipolar, (or P- N-channel MOSFET), transistors in totem-pole arrangement, being emitter follower configurations, prove inadequate for this because they lack level-shifting capability and low-drive voltage protection. Gate drivers effectively combine both the level-shifting, buffer drive and UVLO functions. Gate drivers also find other needs such as minimizing the effect of switching noise by locating the high-current driver physically close to the power switch, driving gate-drive transformers and controlling floating power device gates, reducing power dissipation and thermal stress in controllers by moving gate charge power losses into itself.

The UCC27332-Q1 is very flexible in this role with a strong drive current capability and wide recommended supply voltage range of 4.5V to 18 V. This allows the driver to be used in 5-V bias logic level very high frequency MOSFET applications and 12-V MOSFET applications. As a single-channel driver, the UCC27332-Q1 can be used as a low-side or high-side driver. To use as a low-side driver, the switch ground is usually the system ground so it can be connected directly to the gate driver. To use as a high-side driver with a floating return node however, signal isolation is needed from the controller as well as a bias supply that is referenced to the UCC27332-Q1 ground pin. Alternatively, in a high-side drive configuration the UCC27332-Q1 can be tied directly to the controller signal and biased with a nonisolated supply. However, in this configuration the output of the UCC27332-Q1 must drive a pulse transformer which then drives the power-switch to work properly with the floating source and emitter of the power switch.

These requirements, coupled with the need for low propagation delays and availability in compact, and low-inductance packages with good thermal capability, make gate driver devices such as the UCC27332-Q1 extremely important components in switching power combining benefits of high-performance, low cost, low component count, board space reduction and simplified system design.

## 8.2 Typical Application

### 8.2.1 Driving MOSFET




図 8-1. Driving a MOSFET in a Boost Converter

#### 8.2.1.1 Design Requirements

When selecting the gate driver device for an end application, some design considerations must be evaluated in order to make the most appropriate selection. Following are some of the design parameters that should be used when selecting the gate driver device for an end application: input-to-output configuration, the input threshold type, bias supply voltage levels, peak source and sink currents, availability of independent enable and disable functions, propagation delay, power dissipation, and package type. See the example design parameters and requirements in 表 8-1.

表 8-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input to output logic	Non-inverting
Input threshold type	TTL
Bias supply voltage levels	+18 V
Negative output low voltage	N/A
$dV_{DS}/dt$ (1)	100 V/ns
Enable function	Yes
Disable function	N/A
Propagation delay	<30 ns
Power dissipation	<1 W
Package type	MSOP8

(1)  $dV_{DS}/dt$  is a typical requirement for a given design. This value can be used to find the peak source/sink currents needed as shown in セクション 8.2.1.2.4.

#### 8.2.1.2 Detailed Design Procedure

##### 8.2.1.2.1 Input-to-Output Configuration

The design should specify which type of input-to-output configuration should be used. If turning on the power MOSFET when the input signal is in high state is preferred, then a device capable of the non-inverting configuration must be selected. If turning off the power MOSFET when the input signal is in high state is preferred, then a device capable of the inverting configuration must be chosen.

If ground-bouncing is a potential issue, a gate driver with negative voltage handling capability should be chosen. UCC27332-Q1 devices can handle -5-V at its input and -2-V on its output. The input of the UCC27332-Q1 devices can handle wide range of slew rate at its input and the inputs have wide hysteresis.

#### 8.2.1.2.2 Input Threshold Type

The type of Input voltage threshold determines the type of controller that can be used with the gate driver device. The UCC27332-Q1 devices feature a TTL compatible input threshold logic, with wide hysteresis. The threshold voltage levels are low voltage which allows compatibility with both logic-level input signals from microcontrollers as well as higher-voltage input signals from analog controllers. See the Electrical Characteristics table for the actual input threshold voltage levels and hysteresis specifications for the UCC27332-Q1 devices.

#### 8.2.1.2.3 VDD Bias Supply Voltage

The bias supply voltage to be applied to the VDD pin of the device should not exceed the values listed in the Recommended Conditions table. However, different power switches demand different voltage levels to be applied at the gate terminals for effective turnon and turn-off. With an operating range from 4.5 V to 18 V, the UCC27332-Q1 devices can be used to drive a power switches such as logic level MOSFETs, power MOSFETS, and GaN devices.

#### 8.2.1.2.4 Peak Source and Sink Currents

Generally, the switching speed of the power switch during turnon and turn-off should be as fast as possible to minimize switching power losses. The gate driver device must be able to provide the required peak current for achieving the targeted switching speeds for the targeted power switching devices such as logic level MOSFETs, power MOSFETs, and GaN.

Using the example of a power MOSFET, the system requirement for the switching speed is typically described in terms of the slew rate of the drain-to-source voltage of the power MOSFET (such as  $dV_{DS}/dt$ ). For example, the system requirement might state that a 600V power MOSFET must be turned on with a  $dV_{DS}/dt$  of 100 V/ns or higher under a DC bus voltage of 400 V in a continuous-conduction-mode (CCM) boost PFC-converter application. This type of application is an inductive hard-switching application and reducing switching power losses is critical. This requirement means that the entire drain-to-source voltage swing during power MOSFET turnon event (from 400 V in the OFF state to  $V_{DS(on)}$  in on state) must be completed in approximately 4 ns or less. When the drain-to-source voltage swing occurs, the Miller charge of the power MOSFET ( $Q_{GD}$  parameter of the 600V power MOSFET, let us say, is 32 nC) is supplied by the peak current of gate driver. According to power MOSFET inductive switching mechanism, the gate-to-source voltage of the power MOSFET at this time is the Miller plateau voltage, which is typically a few volts higher than the threshold voltage of the power MOSFET,  $V_{GS(th)}$ .

To achieve the targeted  $dV_{DS}/dt$ , the gate driver must be capable of providing the  $Q_{GD}$  charge in 4 ns or less. In other words a peak current of 8 A (= 32 nC / 4 ns) or higher must be provided by the gate driver. The UCC27332-Q1 series of gate drivers can provide 9-A peak sourcing current, and 9A peak sinking current which clearly exceeds the design requirement and has the capability to meet the switching speed needed. The significantly high drive capability provides an extra margin against part-to-part variations in the  $Q_{GD}$  parameter of the power MOSFET along with additional flexibility to insert external gate resistors and fine tune the switching speed for efficiency versus EMI optimizations. However, in practical designs the parasitic trace inductance in the gate drive circuit of the PCB will have a definitive role to play on the power MOSFET switching speed. The effect of this trace inductance is to limit the  $di/dt$  of the output current pulse of the gate driver. To illustrate this, consider output current pulse waveform from the gate driver to be approximated to a triangular profile, where the area under the triangle ( $\frac{1}{2} \times I_{Peak} \times \text{time}$ ) would equal the total gate charge of the 600V power MOSFET ( $Q_G$  parameter in the power MOSFET datasheet). If the parasitic trace inductance limits the  $di/dt$  then a situation may occur in which the full peak current capability of the gate driver is not fully achieved in the time required to deliver the  $Q_G$  of the switching power MOSFET. In other words, the time parameter in the above equation would dominate and the  $I_{Peak}$  value of the current pulse would be much less than the true peak current capability of the driver, while the required  $Q_G$  is still delivered. Because of this, the desired switching speed may not be realized, even when theoretical calculations indicate the gate driver can achieve the targeted switching speed. Thus,

placing the gate driver device very close to the power MOSFET and designing a very small gate drive-loop with minimal PCB trace inductance is important to realize fast switching.

#### 8.2.1.2.5 Enable and Disable Function

Certain applications demand independent control of the output state of the driver without involving the input PWM signal. A pin which offers an enable and disable function achieves this requirement. For these applications, the UCC27332-Q1 is suitable as it features an input pin (IN) and an Enable pin (EN). Both of these pins are independent of each other.

#### 8.2.1.2.6 Propagation Delay and Minimum Input Pulse Width

The acceptable propagation delay from the gate driver is dependent on the switching frequency at which it is used and the acceptable level of pulse distortion to the system. The UCC27332-Q1 devices feature 25-ns (typical) propagation delays which ensures very little pulse distortion and allows operation at very high frequencies. Very high switching frequency applications also need the gate driver to satisfactorily produce the output pulse when the input pulse width is very small. The UCC27332-Q1 devices can typically handle 20ns at its input and produce satisfactory output depending on the load. See Switching Characteristics table for the propagation and other timing specifications of the UCC27332-Q1 devices.

#### 8.2.1.2.7 Power Dissipation

Power dissipation of the gate driver has two portions as shown in equation below:

$$P_{DISS} = P_{DC} + P_{SW} \quad (1)$$

The DC portion of the power dissipation is  $P_{DC} = I_Q \times V_{DD}$  where  $I_Q$  is the quiescent current for the driver. The quiescent current is the current consumed by the device to bias all internal circuits such as input stage, reference voltage, logic circuits, protections, and so on, and any current associated with switching of internal devices when the driver output changes state (such as charging and discharging of internal parasitic capacitances, parasitic shoot-through). The UCC27332-Q1 features low quiescent currents (less than 1 mA) and contains internal logic to minimize any shoot-through (PMOS to NMOS and vice versa) in the output driver stage. Thus, the effect of the  $P_{DC}$  on the total power dissipation within the gate driver can be assumed to be negligible. In practice this is the power consumed by driver when its output is disconnected from the gate of power switch.

As explained in earlier sections, the output stage of the gate driver is based on PMOS and NMOS. These NMOS and PMOS are designed in such a way that they offer very low resistance during switching. And therefore they have very low drop-out. The power dissipated in the gate driver package during switching ( $P_{SW}$ ) depends on the following factors:

- Gate charge required of the power device (usually a function of the drive voltage  $V_G$ , which is very close to input bias supply voltage  $V_{DD}$  due to low  $V_{OUT}$  drop-out)
- Switching frequency
- Power MOSFET internal and external gate resistor

When a driver device is tested with a discrete, capacitive load it is a fairly simple matter to calculate the power that is required from the bias supply. The energy that must be transferred from the bias supply to charge the capacitor is given by:

$$E_G = \frac{1}{2} C_{LOAD} V_{DD}^2 \quad (2)$$

where

- $C_{LOAD}$  is load capacitor and  $V_{DD}$  is bias voltage feeding the driver.

There is an equal amount of energy dissipated when the capacitor is discharged. During turnoff the energy stored in capacitor is fully dissipated in drive circuit. This leads to a total power loss during switching cycle given by the following:

$$P_G = C_{LOAD} V_{DD}^2 f_{sw} \quad (3)$$

where

- $f_{sw}$  is the switching frequency

The switching load presented by a power FET can be converted to an equivalent capacitance by examining the gate charge required to switch the device. This gate charge includes the effects of the input capacitance plus the added charge needed to swing the drain voltage of the power device as it switches between the ON and OFF states. Most manufacturers provide specifications of typical and maximum gate charge, in nC, to switch the device under specified conditions. Using the gate charge  $Q_g$ , one can determine the power that must be dissipated when charging a capacitor. This is done by using the equivalence,  $Q_g = C_{LOAD} V_{DD}$ , to provide the following equation for power:

$$P_G = C_{LOAD} V_{DD}^2 f_{sw} = Q_g V_{DD} f_{sw} \quad (4)$$

This power  $P_G$  is dissipated in the resistive elements of the circuit when the MOSFET and IGBT is being turned on or off. Half of the total power is dissipated when the load capacitor is charged during turnon, and the other half is dissipated when the load capacitor is discharged during turn-off. When no external gate resistor is employed between the driver IC and MOSFET, this power is completely dissipated inside the driver IC. With the use of external gate drive resistors, the power dissipation is shared between the internal resistance of driver and external gate resistor in accordance to the ratio of the resistances (more power dissipated in the higher resistance component). Based on this simplified analysis, the driver power dissipation during switching is calculated as shown in following equation. This primarily applies to those applications where total external gate resistor is significantly large to limit the peak current of the gate driver.


$$P_{SW} = 0.5 \times Q_g \times V_{DD} \times f_{sw} \left( \frac{R_{OFF}}{(R_{OFF} + R_{GATE})} + \frac{R_{ON}}{(R_{ON} + R_{GATE})} \right) \quad (5)$$

where


- $R_{OFF} = R_{OL}$  and  $R_{ON}$  (effective resistance of pullup structure)

### 8.2.1.3 Application Curves

The figures below show the switching characteristic for the UCC27332-Q1. The test condition: load capacitance is 1.8 nF, gate resistor is 0 Ω, driver supply voltage is 12 V, switching frequency is 100 kHz.




8-2. Typical Application Diagram of UCC27332-Q1



Load = 1.8 nF Fsw = 100 kHz, driver supply voltage = 12 V, gate resistor = 0 Ω

8-3. UCC27332-Q1 Rise Time and Turn-On Propagation Delay



Load = 1.8 nF, Fsw = 100 kHz, driver supply voltage = 12 V, gate resistor = 0 Ω

8-4. UCC27332-Q1 Fall Time and Turn-Off Propagation Delay

## 8.3 Power Supply Recommendations

The bias supply voltage range for which the UCC27332-Q1 devices are recommended to operate is from 4.5 V to 18 V. The lower end of this range is governed by the internal POR protection feature on the VDD pin supply circuit blocks. Whenever the driver is in POR condition when the VDD pin voltage is below the  $V_{(ON)}$  supply start threshold, this feature holds the output low, regardless of the status of the inputs. The upper end of this range is driven by the 18-V recommended maximum voltage rating of the VDD pin of the device. The absolute maximum voltage for the VDD pin is 20 V.

The POR protection feature also involves a hysteresis function. This means that when the VDD pin bias voltage has exceeded the threshold voltage and device begins to operate, and if the voltage drops, then the device continues to deliver normal functionality unless the voltage drop exceeds the hysteresis specification. Therefore, ensuring that, while operating at or near the 4.5 V range, the voltage ripple on the auxiliary power supply output is smaller than the hysteresis specification of the device is important to avoid triggering device shutdown.

During system shutdown, the device operation continues until the VDD pin voltage has dropped below the VDD POR falling threshold which must be accounted for while evaluating system shutdown timing design requirements. Likewise, at system start-up, the device does not begin operation until the VDD pin voltage has exceeded above the VDD POR rising threshold. The quiescent current consumed by the internal circuit blocks of the device is supplied through the VDD pin. Although this fact is well known, recognizing that the charge for source current pulses delivered by the OUT pin is also supplied through the same VDD pin is important. As a

result, every time a current is sourced out of the output pin (OUT), a corresponding current pulse is delivered into the device through the VDD pin. Thus ensuring that local bypass capacitors are provided between the VDD and GND pins and located as close to the device as possible for the purpose of decoupling is important. A low-ESR, ceramic surface-mount capacitor is needed. TI recommends having two capacitors; a 100-nF ceramic surface-mount capacitor placed less than 1mm from the VDD pin of the device and another ceramic surface-mount capacitor of few microfarads added in parallel.

UCC27332-Q1 is a high current gate driver. If the gate driver is placed far from the switching power device such as MOSFET then that may create large inductive loop. Large inductive loop may cause excessive ringing on any and all pins of the gate driver. This may result in stress exceeding device recommended rating. Therefore, it is recommended to place the gate driver as close to the switching power device as possible. It is also advisable to use an external gate resistor to damp any ringing due to the high switching currents and board parasitic elements.


## 8.4 Layout

### 8.4.1 Layout Guidelines

Proper PCB layout is extremely important in a high-current, fast-switching circuit to provide appropriate device operation and design robustness. The UCC27332-Q1 gate driver incorporates short propagation delays and powerful output stages capable of delivering large current peaks with very fast rise and fall times at the gate of power switch to facilitate voltage transitions very quickly. Very high  $di/dt$  can cause unacceptable ringing if the trace lengths and impedances are not well controlled. The following circuit layout guidelines are recommended when designing with these high-speed drivers.

- Place the driver device as close as possible to power device to minimize the length of high-current traces between the driver output pins and the gate of the power switch device.
- Place the bypass capacitors between VDD pin and the GND pin as close to the driver pins as possible to minimize trace length for improved noise filtering. TI recommends having two capacitors; a 100-nF ceramic surface-mount capacitor placed less than 1mm from the VDD pin of the device and another ceramic surface-mount capacitor of few microfarads added in parallel. These capacitors support high peak current being drawn from VDD during turnon of power switch. The use of low inductance surface-mount components such as chip capacitors is highly recommended.
- The turnon and turn-off current loop paths (driver device, power switch and VDD bypass capacitor) should be minimized as much as possible in order to keep the stray inductance to a minimum. High  $di/dt$  is established in these loops at two instances – during turnon and turn-off transients, which induces significant voltage transients on the output pins of the driver device and gate of the power switch.
- Wherever possible, parallel the source and return traces of a current loop, taking advantage of flux cancellation
- Separate power traces and signal traces, such as output and input signals.
- To minimize switch node transients and ringing, adding some gate resistance and/or snubbers on the power devices may be necessary. These measures may also reduce EMI.
- Star-point grounding is a good way to minimize noise coupling from one current loop to another. The GND of the driver should be connected to the other circuit nodes such as source of power switch, ground of PWM controller, and so forth, at a single point. The connected paths should be as short as possible to reduce inductance and be as wide as possible to reduce resistance.
- Use a ground plane to provide noise shielding. Fast rise and fall times at OUT pin may corrupt the input signals during transitions. The ground plane must not be a conduction path for any current loop. Instead the ground plane should be connected to the star-point with one trace to establish the ground potential. In addition to noise shielding, the ground plane can help in power dissipation as well.

### 8.4.2 Layout Example




**8-5. Layout Example: UCC27332-Q1**

### 8.4.3 Thermal Consideration

The useful range of a driver is greatly affected by the drive power requirements of the load and the thermal characteristics of the package. In order for a gate driver to be useful over a particular temperature range the package must allow for the efficient removal of the heat produced while keeping the junction temperature within rated limits. The thermal metrics for the driver package is summarized in the Thermal Characteristics section of the datasheet. For detailed information regarding the thermal information table, refer to [IC Package Thermal Metrics Application Note \(SPRA953\)](#).

## 9 Device and Documentation Support

### 9.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

### 9.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](http://ti.com) のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 9.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

### 9.4 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 9.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 9.6 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
UCC27332QDGNRQ1	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	332Q	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## GENERIC PACKAGE VIEW


**DGN 8**

**PowerPAD VSSOP - 1.1 mm max height**



3 x 3, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4225482/A



4229130/A 10/2022

NOTES:

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.
6. Features may differ or may not be present.

# EXAMPLE BOARD LAYOUT


DGN0008H

PowerPAD™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 15X



SOLDER MASK DETAILS

4229130/A 10/2022

NOTES: (continued)


7. Publication IPC-7351 may have alternate designs.
8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
9. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
10. Size of metal pad may vary due to creepage requirement.

# EXAMPLE STENCIL DESIGN

DGN0008H

PowerPAD™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



**SOLDER PASTE EXAMPLE**  
EXPOSED PAD 9:  
100% PRINTED SOLDER COVERAGE BY AREA  
SCALE: 15X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	1.91 X 2.01
0.125	1.71 X 1.80 (SHOWN)
0.15	1.56 X 1.64
0.175	1.45 X 1.52

4229130/A 10/2022

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](https://www.ti.com) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2023, Texas Instruments Incorporated