









TPD2S703-Q1

JAJSD28A - MARCH 2017 - REVISED MAY 2017

TPD2S703-Q1 車載用、USB 2チャネル・データ・ライン、バッテリ短絡 保護、V_{BUS}短絡保護、IEC ESD保護付き

1 特長

- AEC-Q100認定済み
 - -40℃~+125℃の動作温度範囲
- VD+、VD-上でのバッテリ短絡保護(最高18V)およびVBUS短絡保護
- VD+、VD-のESD性能
 - 接触放電±8kV (IEC 61000-4-2およびISO 10605 330pF、330Ω)
 - エアギャップ放電±15kV (IEC 61000-4-2および ISO 10605 330pF、330Ω)
- 高速データ・スイッチ(1GHz帯域幅)
- 5V電源のみで動作
- OVPスレッショルドを変更可能
- 短い過電圧応答時間(標準値200ns)
- サーマル・シャットダウン機能
- 入力イネーブルおよびフォルト出力信号を内蔵
- フロースルー配線によるデータ整合性
 - 10ピンのVSSOPパッケージ(3mmx3mm)
 - 10ピンのWSONパッケージ(2.5mm×2.5mm)

2 アプリケーション

• 最終製品

- ヘッド・ユニット
- リアシート用エンターテイメント
- テレマティクス
- USBハブ
- ナビゲーション・モジュール
- メディア・インターフェイス
- インターフェイス
 - USB 2.0
 - USB 3.0

3 概要

TPD2S703-Q1は、USB 2.0などの車載用高速インターフェイス向けに設計された、2チャネルのデータ・ライン、バッテリ短絡保護、V_{BUS}短絡保護、およびIEC61000-4-2 ESD保護デバイスです。TPD2S703-Q1には2つのデータ・ラインnFETスイッチが内蔵されており、クラス最高の帯域幅により信号の劣化を最小限に抑えて安全なデータ通信を保証しながら、同時にVD+およびVD-ピンの過電圧状況からも内部のシステム回路を保護します。デバイスはこれらのピンで、最高18V DCまでの過電圧保護に対応できます。これによって、データ・ラインが車のバッテリやUSB V_{BUS}レールに短絡した場合にも十分な保護が得られます。過電圧保護回路は業界でも最も信頼性の高いバッテリ短絡絶縁を行い、200nsでデータ・スイッチをシャットオフして、危険な電圧や電流スパイクから上流の回路を保護します。

さらに、TPD2S703-Q1は5Vの単一電源のみで動作するため、電源ツリーのサイズとコストを最適化できます。OVPスレッショルドおよびクランプ回路は抵抗分圧回路により設定できるため、あらゆるトランシーバについて、単純かつコスト効果の高い方法でシステム保護を最適化できます。また、TPD2S703-Q1にはFLTピンが搭載され、デバイスが過電圧状況を検出したことを通知します。過電圧状況が解消されると、このピンは自動的にリセットされます。


さらに、TPD2S703-Q1ではシステム・レベルのIEC 61000-4-2およびISO 10605 ESDクランプがVD+および VD-ピンに統合されているため、アプリケーションで外付けの高電圧、低容量TVSクランプ回路を使用する必要がありません。

製品情報⁽¹⁾

型番	パッケージ	本体サイズ(公称)
TPD2S703-Q1	VSSOP (10)	3.00mm×3.00mm
	WSON (10)	2.50mm×2.50mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末 尾にある注文情報を参照してください。

バッテリ短絡保護およびIEC ESD保護機能を持つUSB 2.0ポート





目次


1	特長1		8.2 Functional Block Diagram	15
2	アプリケーション1		8.3 Feature Description	16
3	概要1		8.4 Device Functional Modes	17
4	改訂履歴2	9	Application and Implementation	18
5	Pin Configuration and Functions		9.1 Application Information	18
6	Specifications4		9.2 Typical Application	18
U	6.1 Absolute Maximum Ratings	10	Power Supply Recommendations	21
	6.2 ESD Ratings—AEC Specification		10.1 V _{PWR} Path	21
	6.3 ESD Ratings—AEC Specification		10.2 V _{REF} Pin	
	6.4 ESD Ratings—ISO Specification	11	Layout	
	6.5 Recommended Operating Conditions		11.1 Layout Guidelines	
	6.6 Thermal Information		11.2 Layout Example	
	6.7 Electrical Characteristics 6	12	デバイスおよびドキュメントのサポート	
	6.8 Power Supply and Supply Current Consumption		12.1 ドキュメントのサポート	
	Chracteristics		12.2 ドキュメントの更新通知を受け取る方法	
	6.9 Timing Requirements 8		12.3 コミュニティ・リソース	
	6.10 Typical Characteristics		12.4 商標	
7	Parameter Measurement Information 14		12.5 静電気放電に関する注意事項	23
8	Detailed Description 15		12.6 Glossary	23
-	8.1 Overview	13	メカニカル、パッケージ、および注文情報	

4 改訂履歴

20	017 年 3 月発行のものから更新	Page
•	Updated description from enable to FLT in Recommended Operating Conditions table	!



5 Pin Configuration and Functions



Pin Functions

PIN			DECORPORTOR
NO.	NAME	TYPE	DESCRIPTION
1	VD-	I/O	High voltage D– USB data line, connect to USB connector D+, D– IEC61000-4-2 ESD protection
2	VD+	I/O	High voltage D+ USB data line, connect to USB connector D+, D- IEC61000-4-2 ESD protection
3	GND	Ground	Ground pin for internal circuits and IEC ESD clamps
4	FLT	0	Open-drain fault pin. See 表 1
5	EN	I	Enable active-low input. Drive $\overline{\text{EN}}$ low to enable the switches. Drive $\overline{\text{EN}}$ high to disable the switches. See $\frac{1}{8}$ 1 for mode selection
6	MODE	I	Selects between device modes. See the <i>Detailed Description</i> section. Acts as LDO reference voltage for mode 1
7	VPWR	1	5-V DC supply input for internal circuits. Connect to internal power rail on PCB
8	VREF	I/O	Pin to set OVP threshold. See the <i>Detailed Description</i> section for instructions on how to set OVP threshold
9	D+	I/O	I/O protected low voltage D+ USB data line, connects to transceiver
10	D-	I/O	Protected low voltage D– USB data line, connects to transceiver



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1) (2)

		MIN	MAX	UNIT
V_{PWR}	5-V DC supply voltage for internal circuitry	-0.3	7.7	V
V_{REF}	Pin to set OVP threshold	-0.3	6	V
VD+, VD–	Voltage range from connector-side USB data lines	-0.3	18	V
D+, D-	Voltage range for internal USB data lines	-0.3	$V_{REF} + 0.3$	V
V_{MODE}	Voltage on MODE pin	-0.3	7.7	V
$V_{\overline{FLT}}$	Voltage on FLT pin	-0.3	7.7	V
VEN	Voltage on enable pin	-0.3	7.7	V
T _A	Operating free air temperature ⁽³⁾	-40	125	°C
T _{STG}	Storage temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings—AEC Specification

				VALUE	UNIT
V _(ESD) Elec		Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	All pins	±2000	
	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	All pins besides corners	±500	V
			Corner pins	±750	

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 ESD Ratings—IEC Specification

				VALUE	UNIT
V _(ESD)		IEC 61000-4-2 contact discharge	VD+, VD- pins (1)	±8000	V
	Electrostatic discharge	IEC 61000-4-2 air-gap discharge	VD+, VD- pins ⁽¹⁾	±15000	V

⁽¹⁾ See 23 for details on system level ESD testing setup.

6.4 ESD Ratings—ISO Specification

				VALUE	UNIT
		ISO 10605 (330 pF, 330 Ω) contact discharge (10 strikes)	VD+, VD- pins	±8000	
		ISO 10605 (330 pF, 330 Ω) air-gap discharge (10 strikes)	VD+, VD- pins	±15000	
		ISO 10605 (150 pF, 330 Ω) contact discharge (10 strikes)	VD+, VD- pins	±8000	
V _{ESD} ⁽¹⁾ Ele	Electrostatic discharge	ISO 10605 (150 pF, 330 Ω) air-gap discharge (10 strikes)	VD+, VD- pins	±15000	V
		ISO 10605 (330 pF, 2 k Ω) contact discharge (10 stikes) $^{(2)}$	VD+, VD- pins	±8000	
		ISO 10605 (330 pF, 2 kΩ) air-gap discharge (10 VD+, VD– pins strikes)	VD+, VD- pins	±15000	
		ISO 10605 (150 pF, 2 k Ω) air-gap discharge (10 discharges)	VD+, VD- pins	±25000	

⁽¹⁾ See 23 for details on system level ESD testing setup.

²⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

⁽³⁾ Thermal limits and power dissipation limits must be observed.

⁽²⁾ VREF > 3 V.



6.5 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	TYP	MAX	UNIT
V _{PWR}	5-V DC supply voltage	for internal circuitry	4.5		7	V
V _{REF}	Mode 0. Voltage range	for V _{REF} pin (for setting OVP threshold)	3		3.6	V
V_{REF}	Mode 1. Voltage range	for V _{REF} pin (for setting OVP threshold)	0.63		3.8	V
VD+, VD-	Voltage range from co	nnector-side USB data lines	0		3.6	V
D+, D-	Voltage range for inter	nal USB data lines	0		3.6	V
VEN	Voltage range for enab	ole	0		7	V
V _{FLT}	Voltage range for FLT		0		7	V
I _{FLT}	Current into open drain	FLT pin FET	0		3	mA
C _{VPWR}	V _{PWR} capacitance ⁽¹⁾	V _{PWR} pin	1	10		μF
C _{VREF}	V _{REF} capacitance	V _{REF} pin	0.3	1	3	μF
C _{MODE}	Allowed parasitic capacitance on mode pin from PCB and mode 1 external resistors				20	pF
R _{MODE_0}	Resistance to GND to	Resistance to GND to set to mode 0			2.6	kΩ
R _{MODE_1}	Resistance to GND to R_{BOT})	Resistance to GND to set to mode 1 (calculate parallel combination of R_{TOP} and R_{BOT})				kΩ

⁽¹⁾ For recommended values for capacitors and resistors, the typical values assume a component placed on the board near the pin. Minimum and maximum values listed are inclusive of manufacturing tolerances, voltage derating, board capacitance, and temperature variation. The effective value presented should be within the minimum and maximums listed in the table.

6.6 Thermal Information

		TPD2		
	THERMAL METRIC ⁽¹⁾	DGS (VSSOP)	DSK (WSON)	UNIT
		10 PINS	10 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	167.3	61.5	°C/W
θ_{JCtop}	Junction-to-case (top) thermal resistance	56.9	51.3	°C/W
θ_{JB}	Junction-to-board thermal resistance	87.6	34	°C/W
ΨЈТ	Junction-to-top characterization parameter	7.7	1.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	86.2	34.3	°C/W
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	N/A	7.7	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



6.7 Electrical Characteristics

MODE 1 ADJUS	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{MODE_CMP}	Mode 1 V _{REF} feedback regulator voltage	V _{MODE}	Standard mode 1 set-up. $\overline{EN} = 0$ V. Once $V_{REF} = 3.3$ V, measure voltage on mode pin	0.47	0.5	0.53	V
I _{MODE_LEAK}	Mode pin mode 1 leakage current	I _{MODE}	Standard mode 1. Remove RTOP and RBOT. Power up device and wait until start-up time has passed. Then force 0.53 V on the MODE pin and measure current into pin		50	200	nA
V _{REF_ACCURACY}	V _{REF} accuracy	V _{REF}	Informative, test parameters below; accuracy with R _{TOP} and R _{BOT} as ±1% resistors	-8%		8%	
V _{REF_3.3V}	Mode 1 VREF set to 3.3 V	V _{REF}	Standard mode 1 set-up. $R_{TOP}=140~k\Omega\pm1\%,$ $R_{BOT}=24.9~k\Omega\pm1\%.~ \overline{EN}=0.$ Measure value of V_{REF} once it settles	3.04	3.31	3.58	V
V _{REF_0.66V}	Mode 1 V _{REF} set to 0.66 V	V _{REF}	Standard mode 1 set-up. $R_{TOP} = 47.5 \text{ k}\Omega \pm 1\%$, $R_{BOT} = 150 \text{ k}\Omega \pm 1\%$. EN = 0. Measure value of V_{REF} once it settles	0.6	0.66	0.72	V
V _{REF_3.8V}	Mode 1 V _{REF} set to 3.8 V	V _{REF}	Standard mode 1 set-up. $R_{TOP}=165~k\Omega\pm1\%,$ $R_{BOT}=24.9~k\Omega\pm1\%.~ \overline{EN}=0.$ Measure value of V_{REF} once it settles	3.5	3.81	4.12	٧
EN, FLT PINS		1.				-	
V_{IH}	High-level input voltage	EN	Mode 0. Connect VPWR = 5 V; V_{REF} = 3.3 V; $VD+$ = 3.3 V; Set $VIH(\overline{EN})$ = 0 V; Sweep VIH from 0 V to 1.4 V; Measure when D+ drops low (less than or equal to 5% of 3.3 V) from 3.3 V	1.2			V
VIH	Low-level input voltage	LIN	Mode 0. Connect VPWR = 5 V; V_{REF} = 3.3 V; $VD+$ = 3.3 V. Set $VIH(\overline{EN})$ = 3.3 V; Sweep VIH from 3.3 V to 0.5 V; Measure when D+ rise to 95% of 3.3 V from 0 V			0.8	V
I _{IL}	Input leakage current	ĒN	Mode 0. VPWR = 5 V; V_{REF} = 3.3 V; VI (EN) = 3.3 V; Measure current into EN pin			1	μΑ
V _{OL}	Low-level output voltage	FLT	Mode 0. Drive the TPS2S703-Q1 in OVP to assert $\overline{\text{FLT}}$ pin. Source $I_{QL} = 1$ mA into $\overline{\text{FLT}}$ pin and measure voltage on $\overline{\text{FLT}}$ pin when asserted			0.4	V
T _{SD_RISING}	The rising over-temperature protection shutdown threshold		VPWR = 5 V, ENZ = 0 V, T _A stepped up until FLTZ is asserted	140	150	165	°C
T _{SD_FALLING}	The falling over-temperature protection shutdown threshold		VPWR = 5 V, ENZ = 0 V, T_A stepped down from T_{SD_RISING} until FLTZ is cleared	125	138	150	°C
T _{SD_HYST}	The over-temperature protection shutdown threshold hysteresis		T _{SD_RISING} - T _{SD_FALLING}	10	12	15	$^{\circ}$
OVP CIRCUIT—\	/D±						
V _{OVP_RISING}	Input overvoltage protection threshold, $V_{\text{REF}} > 3.6 \text{ V}$	VD±	Mode 1. Set $V_{PWR}=5$ V; $\overline{EN}=0$ V; $R_{TOP}=165$ k Ω , $R_{BOT}=24.9$ k Ω . Connect D± to 40- Ω load. Increase VD+ or VD– from 4.1 V to 4.9 V. Measure the value at which FLTZ is asserted	4.3	4.5	4.7	V
Vovp_rising	Input overvoltage protection threshold	VD±	Mode 1. Set $V_{PWR}=5$ V; $\overline{EN}=0$ V; $R_{TOP}=140$ k Ω , $R_{BOT}=24.9$ k Ω . Increase VD+ or VD– from 3.6 V to 4.6 V. Measure the value at which FLTZ is asserted. Repeat for $R_{TOP}=39$ k Ω , $R_{BOT}=150$ k Ω . Increase VD+ or VD– from 0.6 V to 0.9 V. Measure the value at which FLTZ is asserted. See the resultant values meet the equation, and make sure to observe data switches turnoff. Also check for mode 0 when $V_{REF}=3.3$ V	1.19 × V _{REF}	1.25 × V _{REF}	1.31 × V _{REF}	V
V _{HYS_OVP}	Hysteresis on OVP	VD±	Difference between rising and falling OVP thresholds on VD±		25		mV
V _{OVP_} FALLING	Input overvoltage protection threshold	VD±	After collecting each rising OVP threshold, lower the VD± voltage until you see FLT deassert. This gives the falling OVP threshold. Use this value to calculate V _{HYS_OVP}		VOV P_RI SING - VHYS _OVP		V
I _{VD_LEAK_0} v	Leakage current on VD± during normal operation	VD±	Standard mode 0 or mode 1. Set VD± = 0 V. D± = floating. Measure current flowing into VD±	-0.1		0.1	μA



Electrical Characteristics (continued)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{VD_LEAK_3.6V}	Leakage current on VD± during normal operation	VD±	Standard mode 0 or mode 1. Set VD± = 3.6 V. D± = floating. Measure current flowing into VD±		2.5	4	μΑ
V _{OVP_3.3V}	Input overvoltage threshold for VREF = 3.3 V	VD±	Standard mode 1. R_{TOP} = 140 k Ω ± 1%, R_{BOT} = 24.9 k Ω ± 1%. Connect D± to 40- Ω load. Measure the value at which FLTZ is asserted	3.61	4.14	4.67	V
V _{OVP_0.66V}	Input overvoltage threshold for VREF = 0.66 V	VD±	Standard mode 1. $R_{TOP}=47.5~k\Omega\pm1\%,~R_{BOT}=150~k\Omega\pm1\%.$ Connect D± to 40 - Ω load. Measure the value at which FLTZ is asserted	0.72	0.83	0.94	V
SHORT-TO-BATTER	RY						
V _{DATA_STB}	Data line hotplug short-to- battery tolerance	V±	Charge battery-equivalent capacitor to test voltage then discharge to pin under test through a 1 meter, 18-ga wire. (See ☒ 23 application information for more details)			18	V
V _{CLAMP_STB_DP/M_3V3}	Data line system side clamping voltage during STB	D±	Test both D+ and D- FETs. Test D+ and D- independently. Short VD+ and VD- to 18 V via hotplug to a battery-equivalent capacitor with a 1 meter, 18-ga wire. V _{REF} = 3.3 V, V _{PWR} = 5 V. Test in standard mode 0 and mode 1		5.5	6	V
V _{CLAMP_STB_DP/M_0V6}	Data line system side clamping voltage during STB	D±	Test both D+ and D- FETs. Short VD+ and VD- to 18 V via hotplug to a battery-equivalent capacitor with a 1 meter, 18-ga wire. V _{REF} = 0.63 V, V _{PWR} = 5 V. Test in standard mode 0 and mode 1		3.2	3.5	V
DATA LINE SWITCH	HES - VD+ to D+ or VD- to D-						
R _{ON}	On resistance		Mode 0 or 1. Set V _{PWR} = 5 V; V _{REF} = 3.3 V; $\overline{\text{EN}}$ = 0 V; Measure resistance between D+ and VD+ or D- and VD-, voltage between 0 and 0.4 V		4	6.5	Ω
R _{ON(Flat)}	On resistance flatness		Mode 0 or 1. Set V _{PWR} = 5 V; V _{REF} = 3.3 V; $\overline{\text{EN}}$ = 0 V; Measure resistance between D+ and VD+ or D- and VD-, sweep voltage between 0 and 0.4 V. Take difference of resistance at 0.4-V and 0-V VD± bias			1	Ω
BW _{ON}	On bandwidth (-3-dB)		Mode 0 or 1. Set $V_{PWR} = 5 \text{ V}$; $V_{REF} = 3.3 \text{ V}$; $\overline{EN} = 0 \text{ V}$; Measure S21 bandwidth from D+ to VD+ or D- to VD- with voltage swing = 400 mVpp, Vcm = 0.2 V		960		MHz



6.8 Power Supply and Supply Current Consumption Chracteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{UVLO_RISING_} VPWR	V _{PWR} rising UVLO threshold	Use standard mode 0 set-up. Set $\overline{\text{EN}}$ = 0 V, load D+ to 45 Ω , VD+ = 3.3 V. Set V _{PWR} = 3.5 V, and step up V _{PWR} until 90% of VD+ appears on D+	3.7	3.95	4.2	V
V _{UVLO_HYST_V} PWR	VPWR UVLO hysteresis	Use standard mode 0 set up. Set $\overline{\text{EN}}$ = 0 V, load D+ to 45 Ω , VD+ = 3.3 V. Set V _{PWR} = 4.3 V, and step down V _{PWR} until D+ falls to 10% of VD+. This gives V _{UVLO_FALLING_VPWR} . V _{UVLO_RISING_VPWR} - V _{UVLO_FALLING_VPWR} = V _{UVLO_HYST_VPWR} for this unit	250	300	400	mV
V _{UVLO_RISING_} VREF	VREF rising UVLO threshold in mode 0	Use standard mode 0 set up. Set $\overline{\text{EN}}$ = 0V, load D+ to 45 Ω , VD+ = 3.3 V. Set VREF = 2.5 V, and step up VREF until 90% of VD+ appears on D+	2.6	2.7	2.9	V
V _{UVLO_HYST_} V REF	VREF UVLO hysteresis	Use standard mode 0 set up. Set $\overline{\text{EN}}$ = 0 V, load D+ to 45 Ω , VD+ = 3.3 V. Set VREF = 3 V, and step down VREF until D+ falls to 10% of VD+. This gives Vuvlo_Falling_vref. Vuvlo_Rising_vref or this unit	75	125	200	mV
I _{VPWR_DISABLE} D_MODE0	V _{PWR} disabled current consumption	Use standard mode 0. $\overline{\text{EN}}$ = 5 V . Measure current into V_{PWR}			110	μΑ
I _{VPWR_DISABLE} D_MODE1	V _{PWR} disabled current consumption	Use standard mode 1. $\overline{\text{EN}}$ = 5 V. Measure current into V_{PWR}			110	μA
I _{VREF_DISABLE}	VREF disabled current consumption mode 0	Use standard mode 0. $\overline{\text{EN}}$ = 5 V. Measure current into VREF			10	μA
I _{VPWR_MODE0}	V _{PWR} pperating current consumption	Use standard mode 0. $\overline{\text{EN}}$ = 0 V. Measure current into V_{PWR}			250	μΑ
I _{VPWR_MODE1}	V _{PWR} operating current consumption	Use standard mode 1. $\overline{\text{EN}}$ = 0 V. Measure current into V_{PWR}			350	μA
I _{VREF}	VREF operating current consumption mode 0	Use standard mode 0. $\overline{\text{EN}}$ = 0 V. Measure current into V_{REF}		12	20	μΑ
I _{CHG_VREF}	VREF fast charge current	Standard mode 1. 0.1 μ F < C_{VREF} < 3 μ F. Set-up for charging to 3.3 V. Use a high voltage capacitor that does not derate capacitance up the 3.3 V. Measure slope to calculate the current when C_{VREF} cap is being charged. Test to check this OPEN LOOP method		22		mA
I _{D_OFF_LEAK_S} TB		Mode 0. Measured flowing into D+ or D– supply, $V_{PWR} = 0$ V, VD+ or VD– = 18 V, $\overline{EN} = 0$ V, $V_{REF} = 0$ V, D± = 0 V	-1		1	μA
I _{D_ON_LEAK_ST} B		Mode 0. Measured flowing into D+ or D- supply, $V_{PWR} = 5$ V, VD+ or VD- = 18 V, $\overline{EN} = 0$ V, $V_{REF} = 3.3$ V, D± = 0 V	-1		1	
I _{VD_OFF_LEAK_} STB		Mode 0. Measured flowing out of \overline{VD} + or \overline{VD} - supply, $\overline{V_{PWR}} = 0$ V, \overline{VD} + or \overline{VD} - = 18 V, \overline{EN} = 0 V, $\overline{V_{REF}}$ = 0 V, $\overline{D\pm}$ = 0 V			120	μA
I _{VD_ON_LEAK_} S TB		Mode 0. Measured flowing out of VD+ or VD- supply, V_{PWR} = 5 V, VD+ or VD- = 18 V, \overline{EN} = 0 V, V_{REF} = 3.3 V, D± = 0 V			120	μA
I _{VPWR_TO_VRE} F_LEAK	Leakage from VPWR to VREF	Use standard mode 0. Set VREF = 0 V. Measured current flowing out of VREF pin			1	μA
I _{VREF_TO_VPW}	Leakage from VREF to VPWR	Use standard mode 0. Set VPWR = 0 V. Measured as current flowing out of VPWR pin			1	μΑ

6.9 Timing Requirements

			MIN	NOM	MAX	UNIT
ENABLE PI	N AND VREF FAST CHARGE					
T _{VREF_CHG}	VREF fast charge time	Time between when 5 V is applied to V _{PWR} , and V _{REF} reaches V _{VREF_FAST_CHG} . Needs to happen before or at same time t _{ON_STARTUP} completes		0.5	1	ms



Timing Requirements (continued)

			MIN NOM	MAX	UNIT
T _{ON_STARTU} P_MODE0	Device turnon time from UVLO mode 0	Mode 0. $\overline{\text{EN}}$ = 0 V, measured from V _{PWR} and V _{REF} = UVLO ⁺ to data FET ON, V _{PWR} comes to UVLO ⁺ second. Place 3.3 V on VD±. Ramp VREF to 3.3 V, then VPWR to 5 V and measure the time it takes for D± to reach 90% of VD±	0.5	1	ms
T _{ON_STARTU} P_MODE1	Device turnon time from UVLO mode 1	Informative. mode 1. $\overline{\text{EN}}$ = 0 V, measured from V _{PWR} = UVLO ⁺ to data FET ON	0.5 + T _{CHG_C} VREF		ms
T _{ON_STARTU} P_MODE1_3.3V	Device turnon time from UVLO mode 1	Mode 1. $\overline{\text{EN}}$ = 0 V, measured from V _{PWR} = UVLO ⁺ to data FET ON, C _{VREF} = 1 μ F, V _{REF_FINAL} = 3.3 V. Measure the time it takes for D± to reach 90% of VD±	0.6	1	ms
T _{ON_EN_MOD} E0	Device turnon time mode 0	Mode 0. $V_{PWR} = 5 \text{ V}$, $V_{REF} = 3.3 \text{ V}$, time from $\overline{\text{EN}}$ is asserted until data FET is ON. Place 3.3 V on VD±, measure the time it takes for D± to reach 90% of VD±	150		μs
T _{ON_EN_MOD} E1	Device turnon time mode 1	Mode 1. $V_{PWR} = 5 \text{ V}$, $V_{REF_INITIAL} = 0 \text{ V}$, time from \overline{EN} is asserted until data FET is \overline{ON} . Place 3.3 V on VD±, measure the time it takes for D± to reach 90% of VD±	150 + T _{CHG_V} REF		μs
T _{ON_EN_MOD} E1_3.3V	Device turnon time mode 1 for VREF = 3.3 V	Mode 1. $V_{PWR} = 5$ V, $V_{REF_INITIAL} = 0$ V, time from \overline{EN} is asserted until data FET is ON. Place 3.3 V on VD±, measure the time it takes for D± to reach 90% of VD±. $C_{VREF} = 1$ μ F, VREF_FINAL = 3.3 V	300		μs
T _{OFF_EN}	Device turnoff time	Mode 0 or 1. V_{PWR} = 5 V, V_{REF} = 3.3 V, time from \overline{EN} is deasserted until data FET is off. Place 3.3 V on VD±, measure the time it takes for D± to fall to 10% of VD±, $R_{D\pm}$ = 45 Ω	5		μs
T_{CHG_CVREF}	Time to charge C _{VREF}	Informative. Mode 1. Time from V_{REF} = 0 V to 80% × V_{REF_FINAL} after \overline{EN} transitions from high to low	(C _{VREF} × 0.8 (V _{REF} FI NAL)/(I _C HG_VREF		s
T _{CHG_CVREF}	Time to charge C_{VREF} to 3.3 V	Mode 1. Time from V_{REF} = 0 V to 90% × 3.3 V after \overline{EN} transitions from high to low, C_{VREF} = 1 μF	132		μs
T _{CHG_CVREF} _0.66V	Time to charge C _{VREF} to 0.66 V	Mode 1. Time from V _{REF} = 0 V to 90% × 0.63 V after $\overline{\text{EN}}$ transitions from high to low, C _{VREF} = 1 μ F. R _{TOP} = 47.5 $k\Omega$ ± 1%, R _{BOT} = 150 $k\Omega$ ± 1%	26		μs
OVER VOLT	AGE PROTECTION				
t _{OVP_response} _VBUS	OVP response time to VBUS	Mode 0 or 1. Measured from OVP condition to FET turn off . Short VD± to 5 V and measure the time it takes D± voltage to reach 0.1 x V _{D±_CLAMP_MAX} from the time the 5-V hot-plug is applied. $R_{LOAD_D\pm} = 45 \ \Omega$. (1) (2)	2		μs
t _{OVP_response}	OVP response time	Mode 0 or 1. Measured from OVP condition to FET turn off . Short VD± to 18 V and measure the time it takes D± voltage to reach 0.1 × VD±_CLAMP_MAX from the time the 18-V hot-plug is applied. $R_{LOAD_D\pm} = 45~\Omega^{(1)}$ (2)	0.1	1	μs
t _{OVP_Recov} _FLT	Recovery time FLT pin	Measured from OVP clear to FLT deassertion ⁽¹⁾	32		ms
t _{OVP_Recov} _FET	Recovery time for data FET to turn back on	Measured from OVP clear until FET turns back on. Drop VD+ from 16 V to 3.3 V with V_{REF} = 3.3 V, measure time it takes for D+ to reach 90% of 3.3 V	32		ms
t _{OVP_ASSERT}	FLT assertion time	Measured from OVP on VD+ or VD- to FLT assertion	12.6 18	23.4	ms

⁽¹⁾ Shown in 図 1.(2) Specified by design, not production tested.







図 1. TPD2S703-Q1 Timing Diagram




6.10 Typical Characteristics




TEXAS INSTRUMENTS

Typical Characteristics (continued)






Typical Characteristics (continued)



7 Parameter Measurement Information



Copyright © 2017, Texas Instruments Incorporated

図 20. ESD Setup




図 21. Short-to-Battery Setup



8 Detailed Description


8.1 Overview

The TPD2S703-Q1 is a 2-Channel Data Line Short-to-Battery, Short-to- V_{BUS} , and IEC61000-4-2 ESD protection device for automotive high-speed interfaces like USB2.0. The TPD2S703-Q1 contains two data line nFET switches which ensure safe data communication while protecting the internal system circuits from any overvoltage conditions at the VD+ and VD- pins. On these pins, this device can handle overvoltage protection up to 18-V DC. This provides sufficient protection for shorting the data lines to the car battery as well as the USB V_{BUS} rail.

Additionally, the TPD2S703-Q1 has a FLT pin which provides an indication when the device sees an overvoltage condition and automatically resets when the overvoltage condition is removed. The TPD2S703-Q1 also integrates IEC ESD clamps on the VD+ and VD- pins, thus eliminating the need for external TVS clamp circuits in the application.

The TPD2S703-Q1 has an internal oscillator and charge pump that controls the turnon of the internal nFET switches. The internal oscillator controls the timers that enable the charge pump and resets the open-drain FLT output. If VD+ and VD- are less than V_{OVP} , the internal charge pump is enabled. After an internal delay, the charge-pump starts-up, turning on the internal nFET switches. At any time, if VD+ or VD- rises above V_{OVP} , TPD2S703-Q1 asserts FLT pin LOW and the nFET switches are turned off.

8.2 Functional Block Diagram




Copyright © 2017, Texas Instruments Incorporated

8.3 Feature Description

8.3.1 OVP Operation

When the VD+, or VD- voltages rise above V_{OVP} , the internal nFET switches are turned off, protecting the transceiver from overvoltage conditions. The response is very rapid, with the FET switches turning off in less than 1 μ s. Before the OVP condition, the FLT pin is High-Z, and is pulled HIGH via an external resistor to indicate there is no fault. Once the OVP condition occurs, the FLT pin is asserted LOW. When the VD+, or VD-voltages returns below VOVP – VHYS-OVP, the nFET switches are turned on again. When the OVP condition is cleared and the nFETs are completely turned on, the FLT is reset to high-Z.

8.3.2 OVP Threshold



The OVP Threshold V_{OVP} is set by V_{REF} according to \pm 1, \pm 2 and \pm 3.

$$VOVP = 1.25 \times VREF$$
 (1)

$$VREF \leq 3.6 V$$
 (2)

$$VOVP = 4.5 \text{ V for VREF} > 3.6 \text{ V}$$

 V_{REF} can be set either by an external regulator (Mode 0) or an internal adjustable regulator (Mode 1). See the V_{REF} Operation section for more details on how to operate V_{REF} in Mode 0 and Mode 1.

8.3.3 D± Clamping Voltage

The TPD2S703-Q1 provides a differentiated device architecture which allows the system designer to control the clamping voltage the protected transceiver sees from the D+ and D- pins. This architecture allows the system designer to minimize the amount of stress the transceiver sees during Short-to-Battery and ESD events. The clamping voltage that appears on the D+ and D- lines during a short-to-battery or ESD event obeys \pm 4.

$$VCLAMP_DP/M = VREF + VBR + IRDYN$$
(4)



Feature Description (continued)

Where V_{BR} approximately = 0.7 V, IR_{DYN} approximately = 1 V. By adjusting V_{REF} , the clamping voltage of the D+ and D- lines can be adjusted. As V_{REF} also controls the OVP threshold, take care to insure that the V_{REF} setting both satisfies the OVP threshold requirements while simultaneously optimizing system protection on the D+ and D- lines.

The size of the capacitor used on the V_{REF} pin also influences the clamping voltage as transient currents during Short-to-Battery and ESD events flow into the V_{REF} capacitor. This causes the V_{REF} voltage to increase, and likewise the clamping voltage on D± according to \pm 4. The larger capacitor that is used, the better the clamping performance of the device is going to be. See the parametric tables for the clamping performance of the TPD2S703-Q1 with a 1- μ F capacitor.

8.4 Device Functional Modes

The TPD2S703-Q1 has two modes of operation which vary the way the VREF pin functions. In Mode 0, the VREF pin is connected to an external regulator which sets the voltage on the VREF pin. In Mode 1, the TPD2S703-Q1 uses an adjustable internal regulator to set the VREF voltage. Mode 1 enables the system designer to operate the TPD2S703-Q1 with a single power supply, and have the flexibility to easily set the VREF voltage to any voltage between 0.6 V and 3.8 V with two external resistors.

9 Application and Implementation

注


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPD2S703-Q1 offers 2-channels of short-to-battery protection (up to 18-V DC), short-to-VBUS protection, and IEC ESD protection for automotive high speed interfaces such as USB 2.0. For the overvoltage protection (OVP), this device integrates N-channel FET's which quickly isolate (200 ns) the protected circuitry in the event of an overvoltage condition on the VD+ and VD- lines. With respect to the ESD protection, the TPD2S703-Q1 has an internal clamping diode on each data line (VD+ and VD-) which provides 8-kV contact ESD protection and 15-kV air-gap ESD protection. More details on the internal components of the TPD2S703-Q1 can be found in the *Overview* section.

The TPD2S703-Q1 also has the ability to vary the OVP threshold based on the configuration of the Mode pin and the voltage present on the VREF pin (0.6 V-4.5 V). This functionality is discussed in greater depth in the OVP Threshold section. Once the VREF threshold is crossed, a fault is detectable to the user through the FLT pin, where 5 V on the pin indicates no fault is detected, and 0 V-0.4 V represents a fault condition. ☒ 23 shows the TPD2S703-Q1 in a typical application, interfacing between the protected internal circuitry and the connector side, where ESD vulnerability is at its highest.

9.2 Typical Application



Copyright © 2017, Texas Instruments Incorporated

図 23. USB 2.0 Port With Short-to-Battery and IEC ESD Protection



Typical Application (continued)

9.2.1 Design Requirements

9.2.1.1 Device Operation

 $\frac{1}{8}$ 1 gives the complete device functionality in response to the $\overline{\text{EN}}$ pin, to overvoltage conditions at the connector (VD± pins), to thermal shutdown, and to the conditions of the V_{PWR}, V_{REF}, and MODE pins.

表 1. Device Operation Table

Functional Mode	EN	MODE	衣 1. Device	VPWR	VD±	TJ	FLT	Comments
NORMAL OPERA		IIIODE	TILL	VI VII	VDI	10	1	Comments
Mode 0 unpowered 1	Х	$R_{bot} \le 2.6 \text{ k}\Omega$	Х	Х	х	Х	Н	Device unpowered, data switches open
Mode 0 unpowered 2	Х	$R_{bot} \le 2.6 \text{ k}\Omega$	Х	х	Х	Х	Н	Device unpowered, data switches open
Mode 1 unpowered	Х	$R_{top} \mid \mid R_{bot} > 14 \text{ k}\Omega$	Х	Х	х	Х	Н	Device unpowered, data switches open
Mode 0 disabled	Н	$R_{bot} \le 2.6 \text{ k}\Omega$	>UVLO	>UVLO	Х	<tsd< td=""><td>Н</td><td>Device disabled, data switches open</td></tsd<>	Н	Device disabled, data switches open
Mode 1 disabled	Н	$R_{top} \mid \mid R_{bot} > 14 \text{ k}\Omega$	Set by R _{top} and R _{bot}	>UVLO	х	<tsd< td=""><td>Н</td><td>Device disabled, data switches open, V_{REF} is disabled</td></tsd<>	Н	Device disabled, data switches open, V _{REF} is disabled
Mode 0 enabled	L	$R_{bot} \le 2.6 \text{ k}\Omega$	>UVLO	>UVLO	<ovp< td=""><td><tsd< td=""><td>Н</td><td>Device enabled, data switches closed, V_{REF} is the value set by the power supply on V_{REF}</td></tsd<></td></ovp<>	<tsd< td=""><td>Н</td><td>Device enabled, data switches closed, V_{REF} is the value set by the power supply on V_{REF}</td></tsd<>	Н	Device enabled, data switches closed, V _{REF} is the value set by the power supply on V _{REF}
Mode 1 enabled	L	$R_{top} \mid \mid R_{bot} > 14 \text{ k}\Omega$	Set by R _{top} and R _{bot}	>UVLO	<ovp< td=""><td><tsd< td=""><td>Н</td><td>Device enabled, data switches closed, V_{REF} is the value set by the R_{top} and R_{bot} resistor divider</td></tsd<></td></ovp<>	<tsd< td=""><td>Н</td><td>Device enabled, data switches closed, V_{REF} is the value set by the R_{top} and R_{bot} resistor divider</td></tsd<>	Н	Device enabled, data switches closed, V _{REF} is the value set by the R _{top} and R _{bot} resistor divider
FAULT CONDITIO	NS				'			
Mode 0 thermal shutdown	Х	$R_{bot} \le 2.6 \text{ k}\Omega$	Х	>UVLO	х	>TSD	L	Thermal shutdown, data switches opened, FLT pin asserted
Mode 1 thermal shutdown	Х	$R_{top} \mid \mid R_{bot} > 14 \text{ k}\Omega$	Set by R _{top} and R _{bot}	>UVLO	х	>TSD	L	Thermal shutdown, data switches opened, V _{REF} is disabled, FLT pin asserted
Mode 0 OVP fault	L	R _{bot} ≤ 2.6 kΩ	>UVLO	>UVLO	>OVP	<tsd< td=""><td>L</td><td>Data line overvoltage protection mode. OVP is set relative to the voltage on V_{REF}. Data switches opened, FLT pin asserted</td></tsd<>	L	Data line overvoltage protection mode. OVP is set relative to the voltage on V _{REF} . Data switches opened, FLT pin asserted
Mode 1 OVP fault	L	$R_{top} \mid \mid R_{bot} > 14 \text{ k}\Omega$	Set by R _{top} and R _{bot}	>UVLO	>OVP	<tsd< td=""><td>L</td><td>Data line overvoltage protection mode. OVP is set relative to the voltage on V_{REF}. Data switches opened, fault pin asserted</td></tsd<>	L	Data line overvoltage protection mode. OVP is set relative to the voltage on V _{REF} . Data switches opened, fault pin asserted

9.2.2 Detailed Design Procedure

9.2.2.1 V_{REF} Operation

The TPD2S703-Q1 has two modes of operation which vary the way the V_{REF} pin functions. In Mode 0, the V_{REF} pin is connected to an external regulator which sets the voltage on the V_{REF} pin. In Mode 1, the TPD2S703-Q1 uses an adjustable internal regulator to set the V_{REF} voltage. Mode 1 enables the system designer to operate the TPD2S703-Q1 with a single power supply, and have the flexibility to easily set the V_{REF} voltage to any voltage between 0.6 V and 3.8 V with two external resistors.

9.2.2.1.1 Mode 0

To set the device into Mode 0, ensure that R_{bot} , resistance between the MODE pin and ground, is less than 2.6 k Ω . The easiest way to implement Mode 0 is to directly connect the mode pin to GND on your PCB. With this resistance condition met, connect V_{REF} to an external regulator to set the V_{REF} voltage.



9.2.2.1.2 Mode 1

To operate in Mode 1, ensure that $R_{top} \parallel R_{bot}$, resistance between the MODE pin and ground, is greater than 14 k Ω . This is accomplished by insuring $R_{top} \parallel R_{bot} > 14$ k Ω because when the device is initially powered up, V_{REF} is at ground until the internal circuitry recognizes if the device is in Mode 1 or Mode 2.

In Mode 1, V_{REF} is set by using an internal regulator to set the voltage. Using a resistor divider off of a feedback comparator is how to set V_{REF} , similar to a standard LDO or DC/DC. V_{REF} is set in Mode 1 according to \pm 5.

$$V_{REF} = \frac{V_{MODE}(R_{TOP} + R_{BOT})}{R_{BOT}}$$
(5)

式 5 yields the typical value for V_{REF} . When using ±1% resistors R_{TOP} and R_{BOT} , V_{REF} accuracy is going to be ±5%. Therefore, the minimum and maximum values for V_{REF} can be calculated off of the typical V_{REF} . The parametric tables above give example R_{TOP} and R_{BOT} resistors to use for standard output V_{REF} voltages for Mode 1.

9.2.2.2 Mode 1 Enable Timing

In Mode 1, when the TPD2S703-Q1 is disabled, the output regulator is disabled, leading V_{REF} to discharge to 0 V through R_{TOP} and R_{BOT} . It is desired for V_{REF} to be at 0 V when the device is disabled to minimize the clamping voltage during a power disabled Short-to-Battery or ESD event. If V_{REF} is at 0 V, this holds D± near ground during these fault events.

When enabling the TPD2S703-Q1, V_{REF} is quickly charged up to insure a quick turnon time of the Data FETs. Data FET turnon is gated by V_{REF} reaching 80% of its final voltage plus 150 μ s to insure a proper OVP threshold is set before passing data. This prevents false OVPs due to normal operation. Because Data FET turnon is gated by charging the V_{REF} clamping capacitor, the size of the capacitor influences the turnon time of the Data switches. The TPD2S703-Q1's internal regulator uses a constant current source to quickly charge the V_{REF} clamping capacitor, so the charging time of C_{VREF} can easily be calculated with \pm 6.


$$tchg_cvref = \frac{Cvref \times 0.8(VREFfinal)}{Ichg_vref}$$
(6)

Where C_{VREF} is the clamping capacitance on V_{REF} , $VREF_{FINAL}$ is the final value V_{REF} is set to, and $I_{CHG_VREF} = 22$ mA (typical). If $V_{REF} = 1$ V, 0.8 is used in the above equation because 80% of V_{REF} is the amount of time that gates the turnon of the Data FETs. Once t_{CHG_CVREF} is calculated, the typical turnon time of the Data FETs can be calculated from $\vec{\pm}$ 7.

$$ton_{pn} = tch_{cvref} + 150 \mu s$$
 (7)



9.2.3 Application Curves



10 Power Supply Recommendations

10.1 V_{PWR} Path

The V_{PWR} pin provides power to the TPD2S703-Q1. A 10- μ F capacitor is recommended on V_{PWR} as close to the pin as possible for localized decoupling of transients. A supply voltage above the UVLO threshold for V_{PWR} must be supplied for the device to power on.

10.2 V_{REF} Pin

The V_{REF} pin provides a voltage reference for the data switch OVP level as well as a bypass for ESD clamping. A 1- μ F capacitor must be placed as close to the pin as possible and the supply must be set to be above the UVLO threshold for V_{REF} .

11 Layout

11.1 Layout Guidelines

Proper routing and placement maintains signal integrity for high-speed signals. The following guidelines apply to the TPD2S703-Q1:

- Place the bypass capacitors as close as possible to the VPWR and VREF pins. Capacitors must be attached
 to a solid ground. This minimizes voltage disturbances during transient events such as short-to-battery, ESD,
 or overcurrent conditions.
- High speed traces (data switch path) must be routed as straight as possible and any sharp bends must be minimized.

Standard ESD recommendations apply to the VD+, VD- pins as well:

- The optimum placement is as close to the connector as possible.
 - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
 - The PCB designer must minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- · Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
 - Electric fields tend to build up on corners, increasing EMI coupling.

11.2 Layout Example




図 26. TPD2S703-Q1 Layout



12 デバイスおよびドキュメントのサポート

12.1 ドキュメントのサポート

12.1.1 関連資料

関連資料については、以下を参照してください:

『TPD2S703-Q1評価モジュール・ユーザー・ガイド』

12.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

12.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™オンライン・コミュニティ *TIのE2E(Engineer-to-Engineer)コミュニティ。*エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイディアを検討して、問題解決に役立てることができます。

設計サポート *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

12.4 商標

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPD2S703QDGSRQ1	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	13Z	Samples
TPD2S703QDSKRQ1	ACTIVE	SON	DSK	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	14XI	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Jul-2020


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD2S703QDGSRQ1	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPD2S703QDSKRQ1	SON	DSK	10	3000	180.0	8.4	2.8	2.8	1.0	4.0	8.0	Q2

www.ti.com 17-Jul-2020




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPD2S703QDGSRQ1	VSSOP	DGS	10	2500	366.0	364.0	50.0
TPD2S703QDSKRQ1	SON	DSK	10	3000	210.0	185.0	35.0



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



2.5 x 2.5 mm, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4225304/A





PLASTIC SMALL OUTLINE - NO LEAD



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated