

# TI Designs IO-Link PHY BoosterPack



## TI Designs リファレンス・デザイン

TI Designs リファレンス・デザインは、システムの迅速な評価とカスタム化に必要な方法、試験結果、設計ファイルなどを提供しています。開発期間の短縮に役立ちます。

## 設計リソース

TIDA-00339	デザイン・フォルダ
SN65HVD102	プロダクト・フォルダ
TPS7A1633	プロダクト・フォルダ
MSP-EXP430FR4133	ツール・フォルダ
TI LaunchPadのエコシス テム	ツール・フォルダ





E2Eエキスパートに質問  
WEBENCH®設計支援ツール

## デザインの特長

- 初期状態でIO-Link V1.1およびV1.0接続に対応(TMGSタック、物理インターフェイス・デバイス(PHY)、M12コネクタ)
- シンプルなセンサ・インターフェイス
- IEC 61000-4-2、IEC 61000-4-4、IEC 61000-4-5、およびIEC 60255-5規格に準拠したデザイン

## 主なアプリケーション

- センサおよびフィールド送信器
- ファクトリ・オートメーションとプロセス制御
- フィールド・アクチュエータ
- ビルディング・オートメーション
- 携帯機器





使用許可、知的財産、その他免責事項は、最終ページにあるIMPORTANT NOTICE(重要な注意事項)をご参照くださいますようお願いいたします。英語版のTI製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、[www.ti.com](http://www.ti.com)で閲覧でき、その内容が常に優先されます。TIでは翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、必ず最新版の英語版をご参照くださいますようお願いいたします。

## 1 Key System Specifications

PARAMETER		SPECIFICATION
IO-Link	IO-Link Version	V1.1 (Compatible to V1.0)
	SIO Mode	Supports SIO Mode
	BAUD Rate Support	COM1, COM2, and COM3
Designed to Standards		IEC 61000-4-2, IEC 61000-4-4, IEC 61000-4-5, and IEC 60255-5
Modular Design		Easy to use with existing LaunchPads
Sensor Front-End		SPI or I <sup>2</sup> C Interface for sensor via BoosterPack or external
IO-Link PHY		Easy access to all signals of IO-Link PHY (SN65HVD102)

## 2 System Description

The TI design TIDA-00339 is a fully IO-Link compliant design enabling the user to easily evaluate the IO-Link communication. The modular approach is capable of use with different MCUs (microcontrollers) based on the LaunchPad and BoosterPack ecosystem and also allows the user to test his or her own sensor front-end.

### 2.1 IO-Link Interface

The system incorporates an IO-Link PHY plus protection circuit (bypassable) and a standard M12, 4-pin, A-coded connector, which can be connected to any IO-Link master system and supports IO-Link V1.1 and V1.0.

The design also allows use of the IO-Link PHY in SIO Mode, either manually (through the switch button) or through MCU communication.

### 2.2 Power Supply

A high input voltage, low-dropout regulator (LDO) ( $V_{IN\_max} = 60$  V) can generate 3.3-V VCC of the system directly from the nominal 24 V of the IO-Link L+ line, while withstanding potential high voltage inputs during surge conditions. Alternatively, the connected LaunchPad can power the system.

### 2.3 TI LaunchPad and BoosterPack Ecosystem

TIDA-00339 must be used in combination with an MCU, on which the IO-Link stack is running. The advantage of the design in the BoosterPack pin-out is the flexible option of using an MCU that best suits the needs of the customer. Many TI MCUs are available as a LaunchPad, which can easily connect to the IO-Link PHY BoosterPack design.

This design guide uses the LaunchPad MSP-EXP430FR4133 to showcase features.

View further information on TI's LaunchPad and BoosterPack ecosystem here: [www.ti.com/launchpad](http://www.ti.com/launchpad).

### 2.4 Sensor Front-End

In addition to the actual IO-Link PHY evaluation, the system allows users to attach their own sensor front-ends with a serial peripheral interface (SPI) or I<sup>2</sup>C interface. Two options are available for the user:

1. Sensor attach through headers: the TI design provides easy access to the MCUs SPI and I<sup>2</sup>C interface on the board. An external sensor front-end with an SPI or I<sup>2</sup>C interface can be connected.
2. Sensor attach through BoosterPack: the LaunchPad ecosystem allows the connection of several BoosterPacks. This design also allows an additional BoosterPack (containing a sensor front-end) to stack up and communicate with the MSP430™ of the LaunchPad. For example, the TIDA-00168 Thermocouple AFE has been developed to also be used as a BoosterPack.

### 3 Block Diagram




図 1. TIDA-00339 System Block Diagram

#### 3.1 Highlighted Products

##### 3.1.1 SN65HVD102


The SN65HVD101 and SN65HVD102 IO-Link PHYs implement the IO-Link interface for industrial point-to-point communication. When the device is connected to an IO-Link master through a 3-wire interface, the master can initiate communication and exchange data with the remote node, while the SN65HVD10X acts as a complete physical layer for the communication.

The IO-Link driver output (CQ) can be used in push-pull, high-side, or low-side configurations using the EN and TX input pins. The PHY receiver converts the 24-V IO-Link signal on the CQ pin to standard logic levels on the RX pin. The use of a simple parallel interface transmits and receives data and status information between the PHY and the local controller.

The SN65HVD101 and SN65HVD102 implement protection features for overcurrent, overvoltage, and overtemperature conditions. The IO-Link driver current limit can be set using an external resistor. If a short-circuit current fault occurs, the driver outputs are internally limited and the PHY generates an error signal (SC). These devices also implement an overtemperature shutdown feature that protects the device from high-temperature faults.

The SN65HVD102 operates from a single external 3.3-V or 5-V local supply. The SN65HVD101 integrates a linear regulator that generates either 3.3 V or 5 V from the IO-Link L+ voltage for supplying power to the PHY, as well as a local controller and additional circuits.

The SN65HVD101 and SN65HVD102 are available in the 20-pin RGB package (4 mm × 3.5 mm quad flat no leads (QFN)) for space-constrained applications.



**图 2. Functional Block Diagram SN65HVD102**

- Configurable CQ output: push-pull, high-side, or low-side for SIO Mode
- Remote wake-up indicator
- Current limit indicator
- Power-good indicator
- Overtemperature protection
- Reverse polarity protection
- Configurable current limits
- 9-V to 36-V supply range
- Tolerant to 50-V peak line voltage
- 3.3-V or 5-V configurable integrated LDO (SN65HVD101 only)
- 20-pin QFN package, 4 mm × 3.5 mm

### 3.1.2 TPS7A1633

The TPS7A16 family of ultra-low power, LDO voltage regulators offers the benefits of ultra-low quiescent current, high input voltage, and miniaturized, high thermal-performance packaging.

The TPS7A16 family is designed for continuous or sporadic (power backup) battery-powered applications where ultra-low quiescent current is critical to extending the system battery life.

The TPS7A16 family offers an enable pin (EN) compatible with standard complementary metal-oxide-semiconductor (CMOS) logic and an integrated, open-drain, and active-high power good output (PG) with a user-programmable delay. These pins are intended for use in microcontroller-based, battery-powered applications where power-rail sequencing is required.

In addition, the TPS7A16 is ideal for generating a low-voltage supply from multi-cell solutions ranging from high cell-count power-tool packs to automotive applications. Not only can this device supply a well-regulated voltage rail, but it can also withstand and maintain regulation during voltage transients. These features translate to simpler and more cost-effective, electrical surge-protection circuitry.




図 3. Functional Block Diagram TPS7A1633

- Wide input voltage range: 3 V to 60 V
- Ultra-low quiescent current: 5  $\mu$ A
- Quiescent current at shutdown: 1  $\mu$ A
- Output current: 100 mA
- Low dropout voltage: 60 mV at 20 mA
- Accuracy: 2%
- Available in:
  - Fixed output voltage: 3.3 V, 5.0 V
  - Adjustable version from approximately 1.2 V to 18.5 V
- Power good with programmable delay
- Current-limit and thermal shutdown protections
- Stable with ceramic output capacitors:  $\geq 2.2 \mu$ F
- Package: high thermal performance MSOP-8 PowerPAD™
- Operating temperature range:  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$

### 3.1.3 MSP-EXP430FR4133

The MSP-EXP430FR4133 LaunchPad development kit is an easy-to-use evaluation module (EVM) for the MSP430FR4133 microcontroller. The development kit contains everything needed to start developing on the MSP430 ultra-low power (ULP) FRAM-based microcontroller platform, including on-board emulation for programming, debugging, and energy measurements. The board features on-board buttons and LEDs for the quick integration of a simple user interface as well as a liquid crystal display (LCD), which showcases the integrated driver with flexible software-configurable pins. The MSP430FR4133 device features embedded FRAM (ferroelectric random access memory), a non-volatile memory known for its ultra-low power, high endurance, and high-speed write access.

Rapid prototyping is simplified by the 20-pin BoosterPack plug-in module headers, which support a wide range of available BoosterPacks. Users can quickly add features like wireless connectivity, graphical displays, environmental sensing, and much more. Users can also design a customized BoosterPack or choose among many already available from TI and third-party developers.

The out-of-box functionality provided with the MSP-EXP430FR4133 LaunchPad features the on-board segmented display and offers two operating modes. Stop-Watch Mode can run a timer for up to 100 hours, or alternatively operate split time, where the display can be frozen and the stopwatch continues running in the background. The second mode, Operate Split Time, provides a simple thermometer application using the on-chip temperature sensor. The temperature is displayed on the LCD and can be shown in degrees Fahrenheit or Celsius.

Free software development tools are also available, such as TI's Eclipse-based Code Composer Studio™ software and IAR Embedded Workbench. Both of these integrated development environments (IDEs) support EnergyTrace™ technology when paired with the MSP430FR4133 LaunchPad. More information about the LaunchPad, the supported BoosterPacks, and available resources can be found at TI's LaunchPad portal [www.ti.com/launchpad](http://www.ti.com/launchpad).




図 4. MSP-EXP430FR4133 Board Picture

- MSP430 ULP FRAM-based MSP430FR4133 16-bit MCU 16KB FRAM

- 16-Bit RISC architecture up to 8-MHz FRAM access and 16-MHz system clock speed
- 3 x timer blocks
- 10-ch 10-bit analog-to-digital converter (ADC)
- 8 x 32 segment LCD driver with integrated charge pump and configurable pins
- EnergyTrace available for ultra-low power debugging
- 20-pin LaunchPad standard leveraging the BoosterPack ecosystem
- Onboard eZ-FET emulation
- Two buttons and two LEDs for user interaction
- Segmented LCD

## 4 System Design Theory

### 4.1 Power Supply

In an IO-Link based sensor transmitter, the sensor itself can draw power from the L+ line. While the SN65HVD101 has a built-in LDO with a 3.3-V or 5-V output to supply the remaining circuits, the SN65HVD102 requires its supply from an external source. Due to the modular approach and flexibility of this TI design, the on-board LDO TPS7A1633 device is used to supply the IO-Link PHY. For the overall sub-system evaluation (TIDA-00339 and MSP430 LaunchPad), the SN65HVD102 device can also be supplied by the 3.3 V from the LaunchPad.

表 1 shows the three power supply options.

**表 1. TIDA-00339 Power Supply Options**

TIDA-00339 POWER SUPPLY OPTIONS		J1	J2	COMMENTS
1	3.3 V from LaunchPad	X	-	The board gets its 3.3 V from the connected LaunchPad
2	3.3 V from TPS7A1633	-	X	The board gets its 3.3 V from the LDO (TPS7A1633)
3	3.3 V from TPS7A1633 while powering LaunchPad	X	X	The board gets its 3.3 V from the LDO (TPS7A1633) and the MCU of the connected LaunchPad is also powered by the LDO

**CAUTION**

Due to the use of a LaunchPad and its flexible design, the user must ensure that both boards (and additional booster packs) operate at the same voltage levels. Please carefully read the description of [power supply options](#) and the power section in the user's guide for the LaunchPad.

The MSP430 LaunchPad typically provides 3.3 V to the BoosterPack headers. To obtain the same voltage levels during TX and RX communication, and avoid voltage compliance issues at the MCUs GPIO pins, TI recommends to use either Power Supply Option 1 or Power Supply Option 3. While debugging the MCU (additional communication between the MCU and emulator), Power Supply Option 1 must be used. View the power supply options in 表 2:

**表 2. Power Supply Options**

POWER SUPPLY OPTIONS	DESCRIPTION
1. 3.3 V from LP (DEFAULT) <sup>(1)</sup>	<ul style="list-style-type: none"> <li>Remove jumper on J2; set jumper on J1.</li> <li>Verify the power supply options of the connected LaunchPad and ensure that 3.3 V are provided at J12, Pin 1.</li> </ul>
2. 3.3 V from TPS7A1633 <sup>(2)</sup>	<ul style="list-style-type: none"> <li>Remove jumper on J1; set jumper on J2.</li> <li>Verify the power supply options of the connected LaunchPad to supply the MCU externally.</li> <li>Ensure that 3.3 V are provided at J12, Pin 1 from TPS7A1633.</li> </ul>
3. 3.3 V from TPS7A1633 (which also powers the LaunchPad) <sup>(3)</sup>	<ul style="list-style-type: none"> <li>Set jumper on J1; set jumper on J2.</li> </ul>




図 5. Power Supply—Option 1




図 6. Power Supply—Option 2





図 7. Power Supply—Option 3

## 4.2 Protection

The L+ and CQ pins of the SN65HVD101 device offer a  $\pm 40$ -V absolute maximum steady voltage rating, which is furthermore extended to  $\pm 50$  V for transients with a pulse width less than 100  $\mu$ s.

The IO-Link PHY (U2) margin and the ability of the PHY to withstand even negative voltages ease the design because of the robustness of the solution against electrostatic discharge (ESD), burst, and surges as defined in the IEC 61000-4-2, IEC 6100-4-4, and IEC 6100-4-5 standards.

The design uses an additional transient protection circuitry consisting of the transient voltage suppressor (TVS) diodes (D4, D5, and D6) and bypass capacitors (C4, C5, and C7) to be in compliance with IEC 61000-4-2, IEC 6100-4-4, and IEC 6100-4-5 standards.



**图 8. IO-Link Interface With Protection**

The IO-Link specification does not require a surge transient test (IEC61000-4-5) because of the limitation of maximum cable length to 20 meters; however, use of the design in applications using digital input or output, and with cable lengths exceeding 30 meters, requires surge testing. The design uses the assumption that the surge test is the most severe of the three transient test cases. The design also uses the assumption that the surge test is the test with the highest energy level; therefore, take special care when selecting the right TVS as a clamping device.




図 9. SN65HVD102 Device and SMAJ30CA Device

In order to choose TVS diodes appropriately, three requirements must be satisfied:

1. VRM is the stand-off voltage ① (the voltage when the TVS does not conduct). The VRM must be greater than or equal to the maximum signal of the transceiver and a supply voltage of 30 V ② to prevent the TVS from conducting during normal operation.
2. IPP, the peak pulse current of the TVS ③ at the short circuit pulse waveform, ④ must be greater than the application-specific peak pulse current IPP\_app ⑤. The open circuit voltage of the combination wave generator (surge generator) and the impedance of the generator and the coupling device determines the application-specific peak pulse current IPP\_app ⑤. Most TVSSs specify the IPP for a 10/1000- $\mu$ s pulse only; however, the pulse used for the surge test is mostly an 8/20- $\mu$ s pulse. In this case, the pulse rating curve in the datasheet can be used to derive the peak pulse power PPP ⑥ for a specific pulse width of 20  $\mu$ s. IPP can then be derived ⑦ by dividing the PPP by the estimated clamping voltage VCL at this IPP level. The VCL for an 8/20- $\mu$ s pulse will be much larger than the VCL for the 10/1000- $\mu$ s pulse. TI recommends to contact the TVS manufacturer when estimated values are used unless there is a large margin between IPP and IPP\_app.
3. When the TVS conducts and becomes low-impedance to shunt the surge current to ground, the TVS application-specific clamping voltage VCL\_appl ⑧ must be lower than the maximum transient stand-off voltage ⑨ of  $\pm 50$  V of the transceiver. To obtain the application specific clamping voltage, the VCL of the TVS must be reduced according to the reduction of the IPP to the application specific IPP\_app. Some data sheets provide the differential resistance for the specific pulse waveform, which helps to determine the reduction of the IPP to the application specific IPP\_app. If differential resistance for the specific pulse waveform is not supplied (and if there is not enough margin), contact the TVS manufacturer. The VBR and VCL voltages in the TVS data sheets are often given for an ambient temperature of 25°C only. Because those voltages usually have a positive temperature coefficient, the VCL values must be corrected accordingly to ensure that this requirement 3 is fulfilled, even at the maximum ambient temperature of the application specific case and under the conditions of multiple repetitive surges, which heat up ⑩ the TVS. The temperature coefficient is given in most data sheets.

For this IO-Link design, a  $1.2 \mu\text{s} / 50 \mu\text{s}$  1-kV pulse applied by way of a  $500\Omega$  impedance has been considered according to IEC 60255-5. The resulting peak current through the clamping device (TVS) is then roughly  $1 \text{ kV} / 500 \Omega = 2 \text{ A}$ . The SMAJ30CA device is a bidirectional TVS and fulfills the above mentioned requirements by clamping voltages with both polarities. The SMAJ30CA device has a stand-off voltage (VRM) of 30 V, a minimum breakdown voltage (VBR) of 33.3 V, and an application specific clamping voltage of roughly 46.3 V at the 2-A current level and at a junction temperature of 150°C.

D3 provides an additional level of reverse polarity protection. While the SN65HVD102 device can withstand negative voltages up to  $-40 \text{ V}$  (in steady state) and up to  $-50 \text{ V}$  (transient) as expressed previously, the diode avoids the supply voltage bypass capacitor C5 being discharged during a negative pulse. The diode enables the design to recover much faster from such a negative surge event.

For testing purposes, the design allows to bypass the protection circuit. In this case the 0R resistors R3, R4, and R9 must be removed. The signals L+, L-, and C/Q cannot be fed through the M12 connector J3, but through the header J9. In this condition, the TVS diodes (D4, D5, and D6) and the reverse polarity diode D3 are no longer active.

#### 4.3 Manual SIO Mode

The SIO Mode can either be used through the MCU (default) or manual operation. For manual operation, the shunts must be placed on J6 and J7 between PINs 2-3. With J8 the user can select between the NPN (1-2) or PNP (2-3) output. Switch button S2 can then be used for manual SIO Mode operation. 図 10 is showing the circuit section. By using the manual SIO Mode, the signals TX and EN of the IO-Link PHY (U2) are disconnected from the MCU on the LaunchPad.




図 10. Manual SIO Mode

#### 4.4 Interfacing MCU

TIDA-00339 is designed as a BoosterPack in order to be used with TI's LaunchPads. Because the IO-Link communication requires an IO-Link PHY (U2) in addition to the MCU for the stack, the user can choose from different MCUs for their needs. For this design guide, the LaunchPad MSP-EXP430FR4133 has been chosen for verification.

図 11 shows the standardized pinout of the different available LaunchPads. 図 12 shows the two connectors J10 and J12 to connect the IO-Link design to the LaunchPad. An overview of the connection between TIDA-00339 and the LaunchPad is given in 図 11.





図 11. BoosterPack Pinout

表 3. Pin Description of MSP-EXP430FR4133 LaunchPad and TIDA-00339

LAUNCHPAD		TIDA-00339		FUNCTION
PINS	DESCRIPTION	PINS J12	DESCRIPTION	
1	3.3V	1	3V3	VCC from LP (BP) to BP (LP) – Depending on the power settings
2	Analog In	3	-	
3	UART RX	5	UART RX	Communication between MCU on LaunchPad and SN65HVD102
4	UART TX	7	UART TX	Communication between MCU on LaunchPad and SN65HVD102
5	GPIO	9	ENBL	Communication between MCU on LaunchPad and SN65HVD102
6	Analog In	11	-	
7	SPI CLK	13	SPI_CLK	SPI clock for the communication between MCU on LP and an optionally connected sensor

**表 3. Pin Description of MSP-EXP430FR4133 LaunchPad and TIDA-00339 (continued)**

8	GPIO	15	CUR_OK	STATUS signal from SN65HVD102
9	I2C SCL	17	-	
PINs (CONTINUED)	DESCRIPTION	PINs J10	DESCRIPTION	FUNCTION
10	I2C SDA	19	-	
22	GND	4	GND	
20	GND	2	GND	
19	GPIO	4	TEMP_OK	STATUS signal from SN65HVD102
18	SPI CS	6	SPI_CS1	
17	GPIO	8	SW	General purpose switch S1 (that is, the teaching function)
16	RST	10	-	
15	SPI MOSI	12	SPI_MOSI	SPI for the communication between MCU on LP and an optionally connected sensor
14	SPI MISO	14	SPI_MISO	SPI for the communication between MCU on LP and an optionally connected sensor
13	GPIO	16	LED	General purpose LED (that is, status indication)
12	GPIO	18	PWR_OK	STATUS signal from SN65HVD102
11	GPIO	20	WAKE	STATUS signal from SN65HVD102




## 图 12. LaunchPad and BoosterPack Connectors

## 4.5 Interfacing Sensor Front-End

In addition to evaluating the IO-Link interface with different MCUs, the design also enables the user to attach a sensor front-end, allowing testing of an overall system. A sensor front-end can be connected in two ways, through an SPI and by choosing the I<sup>2</sup>C interface (depending on the type of LaunchPad used):


1. J10 and J12 — The SPI signals from the MCU on the LaunchPad are available on J10 and J12 (LaunchPad and BoosterPack connectors) and another BoosterPack can be connected with a sensor front-end.
2. J11 — The SPI signals from the MCU on the LaunchPad, which are present on J10 and J12, are also routed to J11 for easy access, as [図 13](#) shows.



**図 13. Sensor-Front Interface and MCU-IO-Link PHY Communication**

## 4.6 C/Q Current Limiter

The C/Q driver output current limit of SN65HVD102 can be set using an external resistor on the LIMADJ pin. This limit can typically be set between 95 mA for a resistor of 20 k and 400 mA for a 0R resistor. [図 14](#) shows the non-linear behavior between resistor value and current limit.



**図 14. Typical Current Limit Characteristics**


The design has the flexibility to adjust the current limit with the potentiometer R11 ([図 15](#)) or use the default resistor value of R10 = 4.75 k (approximately 250 mA, typically).

**表 4. Settings for the Current Limiter Options**

J4	RESISTOR	DESCRIPTION
PINs 1-2 shorted	R11 active	20-k potentiometer M flexible adjustment of C/Q current limit

**表 4. Settings for the Current Limiter Options (continued)**

J4	RESISTOR	DESCRIPTION
PINs 2-3 shorted (default)	R10 active	4.75-k resistor M 250 mA



**図 15. Current Limiter Options**

## 5 Getting Started

### 5.1 Board Description

図 16 shows the different sections of the TIDA-00339 design.




図 16. TIDA-00339 Board Description

#### Power supply options

As described in 4.1, the design has several power supply options depending on the usage. 表 5 shows the different settings of J1 and J2. For the initial setup, use Power Supply Option 2.

表 5. Power Supply Options

TIDA-00339 POWER SUPPLY OPTIONS		J1	J2	COMMENTS
1	3.3 V from LaunchPad	X	-	The board gets its 3.3 V from the connected LaunchPad
2	3.3 V from TPS7A1633	-	X	The board gets its 3.3 V from the LDO (TPS7A1633)
3	3.3 V from TPS7A1633 while powering LaunchPad	X	X	The board gets its 3.3 V from the LDO (TPS7A1633) and the MCU of the connected LaunchPad is also powered by the LDO

#### VCC LED

LED D1 indicates the presence of VCC.

#### LDO – TPS7A1633

The linear voltage regulator circuit (in Power Supply Option 2 and Power Supply Option 3) generates the 3.3-V VCC from the 24 V of the IO-Link interface.

## IO-Link PHY – SN65HVD102

Circuitry of the IO-Link PHY.

### Bypass protection

The user can bypass the on-board protection circuit by removing R3, R4, and R9. The entire protection is removed, including M12 connector J3, and the IO-Link signals L+, L-, and C/Q must be applied through J9. Note that in this case the reverse polarity is no longer available.

### Protection circuitry

The design uses an additional transient protection circuitry consisting of the TVS diodes (D4, D5, and D6) and bypass capacitors (C4, C5, and C7) to be in compliance with the IEC 61000-4-2, IEC 6100-4-4, and IEC 6100-4-5 standards. Refer to [4.2](#) for more details on the protection circuitry.

### Manual SIO Mode

Section to enable the manual SIO Mode and use switch S2 to toggle either NPN or PNP.

**表 6. SIO Mode Options**

J6	J7	J8	DESCRIPTION
1-2	1-2	X	MCU control
2-3	2-3	1-2	Manual S2 control, NPN Mode
2-3	2-3	2-3	Manual S2 control, PNP Mode

### LaunchPad and BoosterPack connectors

J10 and J12 are the connectors to interface TIDA-00339 to a LaunchPad. Please refer to the LaunchPad in use to ensure proper connection between the devices. J10 and J12 have two long pins allowing the connection of additional BoosterPacks on top of the TIDA-00339 device; for example, a display BoosterPack or a sensor front-end BoosterPack.

### C/Q current limiter

The circuitry changes between the resistor R10 (4.75 k) and potentiometer R11 (20 k) to allow individual settings of the current limit of the C/Q line.

**表 7. Settings for Current Limit Options**

J4	RESISTOR	DESCRIPTION
PINs 1-2 shorted	R11 active	20-k potentiometer → flexible adjustment of C/Q current limit
PINs 2-3 shorted (default)	R10 active	4.75-k resistor → 250 mA

### Status indication and connector

The status signals of the IO-Link PHY WAKE, TEMP OK, CURR OK, and PWR OK are available on J5 and indicated with LEDs D7, D8, D9, and D10. The output of those signals is an open drain output. In case of a fault operation (warning or error) the GND switches to the respective J5 pins and the corresponding LEDs illuminate. During normal operation the LEDs must be off.

### Interface connector

The interface connector J11 can be used to connect an additional sensor front-end to the SPI of the MCU of the connected LaunchPad. Connector J11 also monitors the communication interface between the IO-Link PHY and the MCU. See [4.6](#) for more details.

## 5.2 First Board Setup Manual SIO Mode

The initial board setup uses the TIDA-00339 in manual SIO Mode without the need of a connected LaunchPad. In this mode, IO-Link communication is impossible.

**表 8. Jumper Setting for First Board Setup**

JUMPER	SHORT	COMMENTS
J1	Remove	Power Supply Option 2 enabled
J2	Set 1-2	
J4	Set 2-3	Resistor R10 (4.75k) active
J6	Set 2-3	
J7	Set 2-3	Manual SIO Mode active
J8	Set 1-2	
		NPN selected

## 5.3 First Board Setup IO-Link Mode

### 5.3.1 Hardware and Software Requirements

For the initial setup the following hardware and software is required:

- TIDA-00339
- MSP-EXP430FR4133 LaunchPad
  - IO-Link stack including the application firmware(4)
- USB IO-Link Master (this design uses the TMG – USB IO-Link Master V2 SE)
  - GUI for USB IO-Link Master (this design uses the TMG IO-LINK Device Tool V4.0)
- IO Device Description (IODD)(4)
- M12 cable (female – male)
- USB cable

### 5.3.2 Software Installation

Please refer to the user manual of the USB IO-Link master in use for further details on its software installation and how to import the IODD folder.

The following steps use the USB IO-Link Master V2 SE software from TMG ([www.tmgte.com](http://www.tmgte.com)). The user manual is available after installing the software, which is delivered along with the hardware. The user manual describes the steps involved in importing the IODD files.

### 5.3.3 Step-By-Step Description

- Verify the jumper settings of the TIDA-00339 device (表 9). Use the Power Supply Option 1 (3.3 V for TIDA-00339 is provided by the LaunchPad).

**表 9. Jumper Settings for Board Setup in IO-Link Mode**


JUMPER	SHORT	COMMENTS
J1	Set 1-2	Power Supply Option 1 enabled
J2	Remove	
J4	Set 2-3	Resistor R10 (4.75 k) active
J6	Set 1-2	
J7	Set 1-2	IO-Link Mode active
J8	Don't Care	Only active in Manual SIO Mode

- Verify the jumper settings of the LaunchPad (表 10). This example uses the MSP-EXP430FR4133 LaunchPad. Please refer to the user's guide of the LaunchPad in use for more details.

**表 10. Jumper Settings for MSP-EXP430FR4133 LaunchPad**

CONNECTOR	JUMPER (SILKSCREEN)	SHORT
JP1	JP1	Set 1-2
J101	GND	Set
J101	5V	Set
J101	3V3	Set
J101	RTS	Remove
J101	CTS	Remove
J101	RXD	Set
J101	TXD	Set
J101	SBWTDIO	Set
J101	SBWTCK	Set

3. As [図 17](#) shows, connect the TIDA-00339 device (J10 and J12 outer rows) to the MSP-EXP430FR4133 device (J1 and J2).



**図 17. Connection Between TIDA-00339 and MSP-EXP430FR4133**

4. Connect the PC through a USB cable to the LaunchPad J102 to power the system. If the LaunchPad is not pre-programmed, please refer to the Software Section of the TIDA-00339 product folder([4](#)).
5. Verify that the LED D1 of TIDA-00339 is on as soon as the system powers on.
6. Connect the TIDA-00339 (J3) to the IO-Link master.
7. Launch the USB IO-Link Master V2 software on the PC.
8. Follow the steps provided in the IO-Link Master user's manual to establish a connection and import the IODD files.
9. [図 18](#) shows a screen-shot of the GUI after successfully establishing the connection.
10. [図 19](#) shows the Process Data tab, which shows the content of the available variables.





図 18. IO-Link Master GUI After Established Connection to TIDA-00339



**図 19. IO-Link Master GUI—Process Data Tab**

#### 5.3.4 Usage

To reiterate, the objective of this TI design is to allow a flexible evaluation of the IO-Link interface with the existing sensor front-ends. A connectable sensor front-end requires an MCU because of the flexibility of the TIDA-00339 device. This MCU communicates with the MSP430 on the LaunchPad, exchanging the data from the sensor to the IO-Link interface and vice versa (for configuring the sensor). Several variables are available for this communication (INT32, INT16, and Bool1 to Bool8).

A detailed description of the usage can be found here: <http://www.tmgte.de/en/io-link-component/io-link-products-device-starter-kit-ti-tida-00339.html>.

## 6 Design Files

### 6.1 Schematic

To download the schematic, see the design files at [TIDA-00339](#).




図 20. Schematic

## 6.2 Bill of Materials

To download the bill of materials (BOM), see the design files at [TIDA-00339](#).

**表 11. BOM**

ITEM #	DESIGNATOR	QUANTITY	VALUE	PART NUMBER	MANUFACTURER	DESCRIPTION	PACKAGE REFERENCE
1	!PCB1	1		TIDA-00339	Any	Printed Circuit Board	
2	C1	1	4.7 $\mu$ F	GRM21BR71A475KA73L	MuRata	CAP, CERM, 4.7 $\mu$ F, 10 V, $\pm 10\%$ , X7R, 0805	0805
3	C2	1	0.47 $\mu$ F	GRM21BR72A474KA73L	MuRata	CAP, CERM, 0.47 $\mu$ F, 100 V, $\pm 10\%$ , X7R, 0805	0805
4	C3	1	4.7 $\mu$ F	C1005X5R0J475M050BC	TDK	CAP, CERM, 4.7 $\mu$ F, 6.3 V, $\pm 20\%$ , X5R, 0402	0402
5	C4	1	0.1 $\mu$ F	12061C104JAT2A	AVX	CAP, CERM, 0.1 $\mu$ F, 100 V, $\pm 5\%$ , X7R, 1206	1206
6	C5	1	2.2 $\mu$ F	GRM32ER72A225KA35L	MuRata	CAP, CERM, 2.2 $\mu$ F, 100 V, $\pm 10\%$ , X7R, 1210	1210
7	C7	1	330 pF	GRM155R72A331KA01D	MuRata	CAP, CERM, 330 pF, 100 V, $\pm 10\%$ , X7R, 0402	0402
8	D1, D2, D10	3	Green	150060VS75000	Wurth Elektronik eiSos	LED, Green, SMD	LED_0603
9	D3	1	200 V	RF071M2S	Rohm	Diode, Ultrafast, 200 V, 1 A, SOD-123	SOD-123
10	D4, D5, D6	3	30 V	SMAJ30CA	Littelfuse	Diode, TVS, Bi, 30 V, 400 W, SMA	SMA
11	D7, D8, D9	3	Yellow	150060YS75000	Wurth Elektronik eiSos	LED, Yellow, SMD	LED_0603
12	FID1, FID2, FID3	3		N/A	N/A	Fiducial mark. There is nothing to buy or mount.	Fiducial
13	J1, J2	2		61300211121	Wurth Elektronik eiSos	Header, 2.54 mm, 2 x 1, Gold, TH	Header, 2.54 mm, 2 x 1, TH
14	J3	1		43-01205	Conec	M12 Socket, Backmounting, 4Pos, Gold, R/A, TH	M12 Socket, Backmounting, 4Pos, R/A, TH
15	J4, J6, J7, J8, J9	5		61300311121	Wurth Elektronik eiSos	Header, 2.54 mm, 3 x 1, Gold, TH	Header, 2.54 mm, 3 x 1, TH
16	J5	1		61300411121	Wurth Elektronik eiSos	Header, 2.54 mm, 4 x 1, Gold, TH	Header, 2.54 mm, 4 x 1, TH
17	J10, J12	2		SSW-110-23-F-D	Samtec	Connector, Receptacle, 100 mil, 10 x 2, Gold plated, TH	10 x 2 Receptacle
18	J11	1		61301021121	Wurth Elektronik eiSos	Header, 2.54 mm, 5 x 2, Gold, TH	Header, 2.54 mm, 5 x 2, TH
19	R1, R2, R8	3	68.1	CRCW040268R1FKED	Vishay-Dale	RES, 68.1, 1%, 0.063 W, 0402	0402
20	R3, R4, R9	3	0	CRCW08050000Z0EAHP	Vishay-Dale	RES, 0, 5%, 0.333 W, 0805	0805

表 11. BOM (continued)

ITEM #	DESIGNATOR	QUANTITY	VALUE	PART NUMBER	MANUFACTURER	DESCRIPTION	PACKAGE REFERENCE
21	R5, R6, R7	3	150	CRCW0402150RFKED	Vishay-Dale	RES, 150, 1%, 0.063 W, 0402	0402
22	R10	1	4.75 kΩ	CRCW08054K75FKEA	Vishay-Dale	RES, 4.75 kΩ, 1%, 0.125 W, 0805	0805
23	R11	1	20 kΩ	3224J-1-203 E	Bourns	TRIMMER, 20 kΩ, 0.25 W, SMD	4.8 x 3.71 x 4.6 mm
24	R12	1	10.0 kΩ	CRCW040210K0FKED	Vishay-Dale	RES, 10.0 kΩ, 1%, 0.063 W, 0402	0402
25	S1, S2	2		434121025816	Wurth Elektronik eiSos	Switch, Tactile, SPST, 12 V, SMD	SMD, 6 x 3.9 mm
26	U1	1		TPS7A1633DRBR	Texas Instruments	60-V, 5-µA IQ, 100-mA, Low-Dropout Voltage Regulator With Enable and Power-Good, DRB0008B	DRB0008B
27	U2	1		SN65HVD102RGBR	Texas Instruments	IO-LINK PHY for Device Nodes, RGB0020A	RGB0020A
28	C6	0	330 pF	GRM155R72A331KA01D	MuRata	CAP, CERM, 330 pF, 100 V, ±10%, X7R, 0402	0402

### 6.3 Layer Plots

To download the layer plots, see the design files at [TIDA-00339](#).




図 21. Top Overlay




図 22. Top Solder Mask




図 23. Top Layer




図 24. Midlayer 1




図 25. Midlayer 2




図 26. Bottom Layer




図 27. Bottom Solder Mask




図 28. Bottom Overlay




図 29. Drill Drawing




図 30. Board Outline

## 6.4 Assembly Drawings




図 31. Top Assembly Drawing




図 32. Bottom Assembly Drawing

## 6.5 PCB and Layout Guidelines

The form-factor of the PCB has been chosen to fit on existing MSP430 LaunchPads. The PCB of the TIDA-00339 device extends to the left and right sides instead of the top and bottom sides. This setup allows the user to operate any existing buttons and visual indicators like LEDs and displays on the LaunchPad. 図 33 shows a 3D plot of the TI design connected to the MSP430 LaunchPad.




図 33. 3D-Plot of TIDA-00339 Connected to MSP430 LaunchPad

TI recommends to place the protection circuitry close to the M12 connector (J3). The TVS diodes D4, D5, and D6 have been placed directly at J3, which enables the immediate clamping of potential high currents, according to the TVS specifications. [図 34](#) shows a circuit snippet highlighting the three signals L+, L-, and C/Q going from J3 to the TVS diodes. In this view, the VCC and GND plane, as well as the polygons, were disabled.

Depending on the use for SN65HVD101 (U2), a proper thermal design is required, especially when the device is used in the SIO Mode. According to the datasheet, a residual voltage across the driver low-side switch of 3.5 V can be present for a current of 250 mA, resulting in a power dissipation of 875 mW.




図 34. Layout of the Protection Circuitry

## 7 Software Files

To download the software files and firmware files, visit the following site: <http://www.tmgte.de/en/io-link-component/io-link-products-device-starter-kit-ti-tida-00339.html>.

### 7.1 商標

All trademarks are the property of their respective owners.

## 8 About the Author

**ALEXANDER WEILER** is a systems engineer at Texas Instruments, where he is responsible for developing reference design solutions for the industrial segment. Alexander brings to this role his extensive experience in high-speed digital, low-noise analog, and RF system-level design expertise. Alexander earned his diploma in electrical engineering (Dipl.-Ing. (FH)) from the University of Applied Science in Karlsruhe, Germany.

## 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

### Revision A (January 2015) から Revision B に変更

### Page

• previous entries for usage 削除 .....	27
• a link to up-to-date details for usage 追加 .....	27
• to updated link for software and firmware files 変更 .....	34

## TIの設計情報およびリソースに関する重要な注意事項

Texas Instruments Incorporated ("TI")の技術、アプリケーションその他設計に関する助言、サービスまたは情報は、TI製品を組み込んだアプリケーションを開発する設計者に役立つことを目的として提供するものです。これにはリファレンス設計や、評価モジュールに関する資料が含まれますが、これらに限られません。以下、これらを総称して「TIリソース」と呼びます。いかなる方法であっても、TIリソースのいずれかをダウンロード、アクセス、または使用した場合、お客様(個人、または会社を代表している場合にはお客様の会社)は、これらのリソースをここに記載された目的にのみ使用し、この注意事項の条項に従うことに合意したものとします。

TIによるTIリソースの提供は、TI製品に対する該当の発行済み保証事項または免責事項を拡張またはいかなる形でも変更するものではなく、これらのTIリソースを提供することによって、TIにはいかなる追加義務も責任も発生しないものとします。TIは、自社のTIリソースに訂正、拡張、改良、およびその他の変更を加える権利を留保します。

お客様は、自らのアプリケーションの設計において、ご自身が独自に分析、評価、判断を行う責任をお客様にあり、お客様のアプリケーション(および、お客様のアプリケーションに使用されるすべてのTI製品)の安全性、および該当するすべての規制、法、その他適用される要件への遵守を保証するすべての責任をお客様のみが負うことを理解し、合意するものとします。お客様は、自身のアプリケーションに関して、(1) 故障による危険な結果を予測し、(2) 障害とその結果を監視し、および、(3) 損害を引き起こす障害の可能性を減らし、適切な対策を行う目的での、安全策を開発し実装するために必要な、すべての技術を保持していることを表明するものとします。お客様は、TI製品を含むアプリケーションを使用または配布する前に、それらのアプリケーション、およびアプリケーションに使用されているTI製品の機能性を完全にテストすることに合意するものとします。TIは、特定のTIリソース用に発行されたドキュメントで明示的に記載されているもの以外のテストを実行していません。

お客様は、個別のTIリソースにつき、当該TIリソースに記載されているTI製品を含むアプリケーションの開発に関連する目的でのみ、使用、コピー、変更することが許可されています。明示的または默示的を問わず、禁反言の法理その他どのような理由でも、他のTIの知的所有権に対するその他のライセンスは付与されません。また、TIまたは他のいかなる第三者のテクノロジまたは知的所有権についても、いかなるライセンスも付与されるものではありません。付与されないものには、TI製品またはサービスが使用される組み合わせ、機械、プロセスに関連する特許権、著作権、回路配置利用権、その他の知的所有権が含まれますが、これらに限られません。第三者の製品やサービスに関する、またはそれらを参照する情報は、そのような製品またはサービスを利用するライセンスを構成するものではなく、それらに対する保証または推奨を意味するものではありません。TIリソースを使用するため、第三者の特許または他の知的所有権に基づく第三者からのライセンス、あるいはTIの特許または他の知的所有権に基づくTIからのライセンスが必要な場合があります。

TIのリソースは、それに含まれるあらゆる欠陥も含めて、「現状のまま」提供されます。TIは、TIリソースまたはその仕様に関して、明示的か暗黙的かにかかわらず、他のいかなる保証または表明も行いません。これには、正確性または完全性、権原、統発性の障害に関する保証、および商品性、特定目的への適合性、第三者の知的所有権の非侵害に対する默示の保証が含まれますが、これらに限られません。

TIは、いかなる苦情に対しても、お客様への弁護または補償を行う義務はなく、行わないものとします。これには、任意の製品の組み合わせに関連する、またはそれらに基づく侵害の請求も含まれますが、これらに限られず、またその事実についてTIリソースまたは他の場所に記載されているか否かを問わないものとします。いかなる場合も、TIリソースまたはその使用に関連して、またはそれらにより発生した、実際的、直接的、特別、付随的、間接的、懲罰的、偶発的、または、結果的な損害について、そのような損害の可能性についてTIが知られていたかどうかにかかわらず、TIは責任を負わないものとします。

お客様は、この注意事項の条件および条項に従わなかつたために発生した、いかなる損害、コスト、損失、責任からも、TIおよびその代表者を完全に免責するものとします。

この注意事項はTIリソースに適用されます。特定の種類の資料、TI製品、およびサービスの使用および購入については、追加条項が適用されます。これには、半導体製品(<http://www.ti.com/sc/docs/stdterms.htm>)、評価モジュール、およびサンプル(<http://www.ti.com/sc/docs/samptersms.htm>)についてのTIの標準条項が含まれますが、これらに限られません。