

ADS1018-Q1 Functional Safety FIT Rate, FMD and Pin FMA

Joachim Wuerker

1 Overview

This document contains information for ADS1018-Q1 (VSSOP package) to aid in a functional safety system design. Information provided are:

- Functional Safety Failure In Time (FIT) rates of the semiconductor component estimated by the application of industry reliability standards
- Component failure modes and their distribution (FMD) based on the primary function of the device
- Pin failure mode analysis (Pin FMA)

Figure 1 shows the device functional block diagram for reference.




Figure 1. Functional Block Diagram

ADS1018-Q1 was developed using a quality-managed development process, but was not developed in accordance with the IEC 61508 or ISO 26262 standards.



2 Functional Safety Failure In Time (FIT) Rates

This section provides Functional Safety Failure In Time (FIT) rates for ADS1018-Q1 based on two different industry-wide used reliability standards:

- Table 1 provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
- Table 2 provides FIT rates based on the Siemens Norm SN 29500-2

Table 1. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11

FIT IEC TR 62380 / ISO 26262	FIT (Failures Per 10 ⁹ Hours)
Total Component FIT Rate	6
Die FIT Rate	2
Package FIT Rate	4

The failure rate and mission profile information in Table 1 comes from the Reliability data handbook IEC TR 62380 / ISO 26262 part 11:

Mission Profile: Motor Control from Table 11

Power dissipation: 1.0 mW

Climate type: World-wide Table 8Package factor (lambda 3): Table 17b

Substrate Material: FR4

EOS FIT rate assumed: 0 FIT

Table 2. Component Failure Rates per Siemens Norm SN 29500-2

Table	Category	Reference FIT Rate	Reference Virtual T _J
5	CMOS, BICMOS Digital, analog / mixed	25 FIT	55°C

The Reference FIT Rate and Reference Virtual T_J (junction temperature) in Table 2 come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.



3 Failure Mode Distribution (FMD)

The failure mode distribution estimation for ADS1018-Q1 in Table 3 comes from the combination of common failure modes listed in standards such as IEC 61508 and ISO 26262, the ratio of sub-circuit function size and complexity and from best engineering judgment.

The failure modes listed in this section reflect random failure events and do not include failures due to misuse or overstress.

Table 3. Die Failure Modes and Distribution

Die Failure Modes	Failure Mode Distribution (%)
Channel-channel short	10%
Incorrect channel selected	15%
ADC output code bit error	15%
ADC gain out of specification	20%
ADC offset out of specification	20%
Communication error	20%



4 Pin Failure Mode Analysis (Pin FMA)

This section provides a Failure Mode Analysis (FMA) for the pins of the ADS1018-Q1. The failure modes covered in this document include the typical pin-by-pin failure scenarios:

- Pin short-circuited to Ground (see Table 5)
- Pin open-circuited (see Table 6)
- Pin short-circuited to an adjacent pin (see Table 7)
- Pin short-circuited to VDD (see Table 8)

Table 5 through Table 8 also indicate how these pin conditions can affect the device as per the failure effects classification in Table 4.

Table 4. TI Classification of Failure Effects

Class	Failure Effects
A	Potential device damage that affects functionality
В	No device damage, but loss of functionality
С	No device damage, but performance degradation
D	No device damage, no impact to functionality or performance

Figure 2 shows the ADS1018-Q1 pin diagram. For a detailed description of the device pins please refer to the 'Pin Configuration and Functions' section in the ADS1018-Q1 datasheet.




Figure 2. Pin Diagram

Following are the assumptions of use and the device configuration assumed for the pin FMA in this section:

- RC filters on every analog input, AINx.
 Series resistors are sized to limit the input currents into the analog inputs to <10mA in all circumstances, e.g. also in case device is unpowered and input signal is applied.
- · Device is the only slave on the SPI bus.



Table 5. Pin FMA for Device Pins Short-Circuited to Ground

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
SCLK	1	SCLK stuck low. No SPI communication with device possible.	В
CS	2	CS stuck low. Normal operation. SPI communication still functional. However SPI of device cannot be actively reset anymore by taking CS high and low again.	С
GND	3	No effect. Normal operation.	D
AIN0	4	AINO stuck low. Conversion results for multiplexer channel combinations using AINO corrupted, unless AINO is tied to GND anyway.	В
AIN1	5	AIN1 stuck low. Conversion results for multiplexer channel combinations using AIN1 corrupted, unless AIN1 is tied to GND anyway.	В
AIN2	6	AIN2 stuck low. Conversion results for multiplexer channel combinations using AIN2 corrupted, unless AIN2 is tied to GND anyway.	В
AIN3	7	AIN3 stuck low. Conversion results for multiplexer channel combinations using AIN3 corrupted, unless AIN3 is tied to GND anyway.	В
VDD	8	Device unpowered. Device not functional. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be plausible.	А
DOUT/DRDY	9	DOUT/DRDY stuck low. No SPI communication back to SPI master possible. No data ready indication possible. Increase in supply current when DOUT/DRDY tries to drive high. Device damage plausible if DOUT/DRDY drives high for extended period of time.	Α
DIN	10	DIN stuck low. No SPI communication with device possible.	В

Table 6. Pin FMA for Device Pins Open-Circuited

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
SCLK	1	State of SCLK input undetermined. No SPI communication with device possible.	В
<u>cs</u>	2	State of CS input undetermined. SPI communication corrupted.	В
GND	3	Device functionality undetermined. Device may be unpowered or connect to ground internally through alternate pin ESD diode and power up.	В
AIN0	4	State of AIN0 input undetermined. Conversion results for multiplexer channel combinations using AIN0 undetermined.	В
AIN1	5	State of AIN1 input undetermined. Conversion results for multiplexer channel combinations using AIN1 undetermined.	В
AIN2	6	State of AIN2 input undetermined. Conversion results for multiplexer channel combinations using AIN2 undetermined.	В
AIN3	7	State of AIN3 input undetermined. Conversion results for multiplexer channel combinations using AIN3 undetermined.	В
VDD	8	Device functionality undetermined. Device unpowered if all external analog and digital pins are held low. Device may power up through internal ESD diodes to VDD if voltages above the device's power-on reset threshold are present on any of the analog or digital pins.	В
DOUT/DRDY	9	State of DOUT/DRDY output undetermined. No SPI communication back to SPI master possible. No data ready indication possible.	В
DIN	10	State of DIN input undetermined. No SPI communication with device possible.	В



Table 7. Pin FMA for Device Pins Short-Circuited to Adjacent Pin

Pin Name	Pin No.	Shorted to	Description of Potential Failure Effect(s)	Failure Effect Class
SCLK	1	CS	SPI communication corrupted. No SPI communication with device possible.	В
CS	2	GND	CS stuck low. Normal operation. SPI communication still functional. However SPI of device cannot be actively reset anymore by taking CS high and low again.	С
GND	3	AIN0	AIN0 stuck low. Conversion results for multiplexer channel combinations using AIN0 corrupted, unless AIN0 is tied to GND anyway.	В
AIN0	4	AIN1	Conversion results for multiplexer channel combinations using AIN0 or AIN1 undetermined.	В
AIN1	5	AIN2	Not considered. Corner pin.	D
AIN2	6	AIN3	Conversion results for multiplexer channel combinations using AIN2 or AIN3 undetermined.	В
AIN3	7	VDD	AIN3 stuck high. Conversion results for multiplexer channel combinations using AIN3 corrupted, unless AIN3 is tied to VDD anyway.	В
VDD	8	DOUT/DRDY	DOUT/DRDY stuck high. No SPI communication back to SPI master possible. No data ready indication possible. Increase in supply current when DOUT/DRDY tries to drive low. Device damage plausible if DOUT/DRDY drives low for extended period of time.	А
DOUT/DRDY	9	DIN	SPI communication corrupted. No SPI communication with device possible. Increase in supply current possible when DOUT/DRDY tries to drive low while DIN drives high or vice versa. Device damage plausible if this condition exists for extended period of time.	А
DIN	10	SCLK	Not considered. Corner pin.	D

Table 8. Pin FMA for Device Pins Short-Circuited to VDD

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
SCLK	1	SCLK stuck high. No SPI communication with device possible.	В
CS	2	CS stuck high. No SPI communication with device possible.	В
GND	3	Device unpowered. Device not functional. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage may be plausible.	Α
AIN0	4	AIN0 stuck high. Conversion results for multiplexer channel combinations using AIN0 corrupted, unless AIN0 is tied to VDD anyway.	В
AIN1	5	AIN1 stuck high. Conversion results for multiplexer channel combinations using AIN1 corrupted, unless AIN1 is tied to VDD anyway.	В
AIN2	6	AIN2 stuck high. Conversion results for multiplexer channel combinations using AIN2 corrupted, unless AIN2 is tied to VDD anyway.	В
AIN3	7	AIN3 stuck high. Conversion results for multiplexer channel combinations using AIN3 corrupted, unless AIN3 is tied to VDD anyway.	В
VDD	8	No effect. Normal operation.	D
DOUT/DRDY	9	DOUT/DRDY stuck high. No SPI communication back to SPI master possible. No data ready indication possible. Increase in supply current when DOUT/DRDY tries to drive low. Device damage plausible if DOUT/DRDY drives low for extended period of time.	А
DIN	10	DIN stuck high. No SPI communication with device possible.	В

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated