Functional Safety Information

AMC3330-Q1

Functional Safety FIT Rate, FMD and Pin FMA



Table of Contents

1 Overview	2
2 Functional Safety Failure In Time (FIT) Rates	
3 Failure Mode Distribution (FMD)	
4 Pin Failure Mode Analysis (Pin FMA)	

Trademarks

All trademarks are the property of their respective owners.

Overview www.ti.com

1 Overview

This document contains information for the AMC3330-Q1 (SOIC package) to aid in a functional safety system design. Information provided are:

- Functional safety failure in time (FIT) rates of the semiconductor component estimated by the application of industry reliability standards
- Component failure modes and their distribution (FMD) based on the primary function of the device
- Pin failure mode analysis (pin FMA)

Figure 1-1 shows the device functional block diagram for reference.




Figure 1-1. Functional Block Diagram

The AMC3330-Q1 was developed using a quality-managed development process, but was not developed in accordance with the IEC 61508 or ISO 26262 standards.



2 Functional Safety Failure In Time (FIT) Rates

This section provides functional safety failure in time (FIT) rates for the AMC3330-Q1 based on two different industry-wide used reliability standards:

- Table 2-1 provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
- Table 2-2 provides FIT rates based on the Siemens Norm SN 29500-2

Table 2-1. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11

FIT IEC TR 62380 / ISO 26262	FIT (Failures Per 10 ⁹ Hours)
Total component FIT rate	28
Die FIT rate	3
Package FIT rate	25

The failure rate and mission profile information in Table 2-1 comes from the reliability data handbook IEC TR 62380 / ISO 26262 part 11:

Mission profile: Motor control from table 11

Power dissipation: 240 mW
Climate type: World-wide table 8
Package factor (lambda 3): Table 17b

Substrate material: FR4EOS FIT rate assumed: 0 FIT

Table 2-2. Component Failure Rates per Siemens Norm SN 29500-2

Table	Category	Reference FIT Rate	Reference Virtual T _J
5	CMOS, BICMOS Digital, analog, or mixed	60 FIT	70°C

The reference FIT rate and reference virtual T_J (junction temperature) in Table 2-2 come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.



3 Failure Mode Distribution (FMD)

The failure mode distribution estimation for the AMC3330-Q1 in Table 3-1 comes from the combination of common failure modes listed in standards such as IEC 61508 and ISO 26262, the ratio of sub-circuit function size and complexity, and from best engineering judgment.

The failure modes listed in this section reflect random failure events and do not include failures resulting from misuse or overstress.

Table 3-1. Die Failure Modes and Distribution

Die Failure Modes	Failure Mode Distribution
Output out of specification (gain error)	21%
Output out of specification (offset error)	19%
Output out of specification (device outputs differential positive or negative full scale voltage)	19%
OUTN stuck high or low	11%
OUTP stuck high or low	11%
Reduced CMTI performance	7%
Output out of specification (spikes, increased noise)	7%
Device behavior undetermined	4%
DIAG pin stuck low (false fault indication)	1%

The FMD in Table 3-1 excludes short-circuit faults across the isolation barrier. Faults for short circuits across the isolation barrier can be excluded according to ISO 61800-5-2:2016 if the following requirements are fulfilled:

- 1. The signal isolation component is OVC III according to IEC 61800-5-1. If a safety-separated extra low voltage (SELV) or protective extra low voltage (PELV) power supply is used, pollution degree 2 / OVC II applies. All requirements of IEC 61800-5-1:2007, 4.3.6 apply.
- 2. Measures are taken to ensure that an internal failure of the signal isolation component cannot result in excessive temperature of its insulating material.

Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Care must be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance.



4 Pin Failure Mode Analysis (Pin FMA)

This section provides a failure mode analysis (FMA) for the pins of the AMC3330-Q1. The failure modes covered in this document include the typical pin-by-pin failure scenarios:

- Pin short-circuited to ground (see Table 4-2)
- Pin open-circuited (see Table 4-3)
- Pin short-circuited to an adjacent pin (see Table 4-4)
- Pin short-circuited to supply (see Table 4-5)

Table 4-2 through Table 4-5 also indicate how these pin conditions can affect the device as per the failure effects classification in Table 4-1.

Table 4-1. IT Glassification of Failure Effects				
Class	Failure Effects			
A	Potential device damage that affects functionality.			
В	No device damage, but loss of functionality.			
С	No device damage, but performance degradation.			
D	No device damage, no impact to functionality or performance			

Table 4-1. TI Classification of Failure Effects

Figure 4-1 shows the AMC3330-Q1 pin diagram. For a detailed description of the device pins, see the *Pin Configuration and Functions* section in the AMC3330-Q1 data sheet.




Figure 4-1. Pin Diagram

Following are the assumptions of use and the device configuration assumed for the pin FMA in this section:

- INN is connected to HGND.
- INP is connected to a resistive divider and the resitors are sized to limit the input current into INP to <10 mA
 under all circumstances (for example, if the device is unpowered and the input signal is applied).
- For pins on input side (hot side):
 - Short-circuited to ground means short to HGND.
 - As the input side is powered internally from the output side (cold side), *Short-circuited to supply* does not apply.
- For pins on output side (cold side): Short-circuited to ground means short to GND. Short-circuited to supply means short to VDD.



Table 4-2. Pin FMA for Device Pins Short-Circuited to Ground

Pin Name	Pin No.	Description of Potential Failure Effect(s)		
DCDC_OUT	1	Signal chain on input side unpowered. Device outputs fail-safe state (see data sheet for details). Observe that the absolute maximum ratings for INP and INN of the device are met, otherwise device damage is plausible.	А	
DCDC_HGND	2	No effect. Normal operation.	D	
HLDO_IN	3	Signal chain on input side unpowered. Increased power consumption. Device outputs fail-safe state (see data sheet for details). Long-term damage plausible.	А	
NC	4	No effect. Pin has no internal connection.	D	
HLDO_OUT	5	Signal chain on input side unpowered. Increased power consumption. Device outputs fail-safe state (see data sheet for details). Long-term damage plausible.	А	
INP	6	INP stuck low (GND1). Differential output (VOUTP – VOUTN) = 0 V with common-mode voltage approximately 1.44 V (for the assumed use case).	С	
INN	7	INN stuck low (HGND). Differential output (VOUTP – VOUTN) = VINP × 0.4 with common-mode voltage approximately 1.44 V. Normal operation for the assumed use case.	D	
HGND	8	No effect. Normal operation.	D	
GND	9	No effect. Normal operation.	D	
OUTN	10	OUTN stuck low (GND). Excess current consumption from VDD source because of short-circuit condition. Long-term damage plausible.	А	
OUTP	11	OUTP stuck low (GND). Excess current consumption from VDD source because of short-circuit condition. Long-term damage plausible.	А	
VDD	12	Device is unpowered. OUTP and OUTN pins are driven to GND.	В	
LDO_OUT	13	DC/DC converter is unpowered. Device outputs fail-safe state (see data sheet for details). Long-term damage plausible.	А	
DIAG	14	DIAG stuck low (GND). Device operates normally but falsely indicates that high-side in non-operational (see data sheet for details).	В	
DCDC_GND	15	No effect. Normal operation.	D	
DCDC_IN	16	DC/DC converter converter is unpowered. Device outputs fail-safe state (see data sheet for details). Long-term damage plausible.	А	



Table 4-3. Pin FMA for Device Pins Open-Circuited

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
DCDC_OUT	1	Signal chain on input side unpowered. Device outputs fail-safe state (see data sheet for details).	В
DCDC_HGND	2	DCDC_HGND internally connected to HGND through diode. Device outputs fail-safe state (see data sheet for details).	В
HLDO_IN	3	Signal chain on input side unpowered. Device outputs fail-safe state (see data sheet for details). Long-term damage plausible.	А
NC	4	No effect. Pin has no internal connection.	D
HLDO_OUT	5	No decoupling cpacitor connected to the output of the high-side LDO. Device remains functional, parametric degradation is plausible.	С
INP	6	Differential output (VOUTP – VOUTN) undetermined.	В
INN	7	Differential output (VOUTP – VOUTN) undetermined.	В
HGND	8	HGND internally connected to DCDC_HGND through diode. Device outputs fail-safe state (see data sheet for details).	В
GND	9	GND internally connected to DCDC_GND through diode. Device remains functional but common-mode ouput voltage shifts up (out of specification).	С
OUTN	10	Differential output (VOUTP – VOUTN) undetermined.	В
OUTP	11	Differential output (VOUTP – VOUTN) undetermined.	В
VDD	12	Device is unpowered. OUTP and OUTN pins are driven to GND.	В
LDO_OUT	13	DC/DC converter is unpowered. Device outputs fail-safe state (see data sheet for details).	В
DIAG	14	Pull-up resistor disconnected. No effect on primary function of the device. Diagnostic output not observable (see data sheet for details).	В
DCDC_GND	15	DCDC_GND internally connected to GND through diode. Device outputs fail-safe state (see data sheet for details) with increased power consumption from VDD source. Long-term damage plausible.	А
DCDC IN	16	DC/DC converter is unpowered. Device outputs fail-safe state (see data sheet for details).	В



Table 4-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin

	Table 4-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin				
Pin Name	Pin No.	Shorted to	Description of Potential Failure Effect(s)	Failure Effect Class	
DCDC_OUT	1	DCDC_HGND	Signal chain on input side unpowered. Device outputs fail-safe state (see data sheet for details). Long-term damage plausible.	Α	
DCDC_HGND	2	HLDO_IN	Signal chain on input side unpowered. Device outputs fail-safe state (see data sheet for details). Long-term damage plausible.	Α	
HLDO_IN	3	NC	No effect. Pin 4 has no internal connection.	D	
NC	4	HLDO_OUT	No effect. Pin has no internal connection.	D	
HLDO_OUT	5	INP	INP stuck high (VHLDO_OUT). Differential output (VOUTP – VOUTN) = VCLIPout. See data sheet for details.	В	
INP	6	INN	Differential input shorted. Differential output (VOUTP – VOUTN) = 0 V.	В	
INN	7	HGND	INN stuck low (HGND). Differential output (VOUTP $-$ VOUTN) = VINP \times 0.4 with common-mode voltage approximately 1.44 V. Normal operation for the assumed use case.	D	
HGND	8	GND	Not considered. Corner pin.	N/A	
GND	9	OUTN	OUTN stuck low (GND2). Excess current consumption from VDD2 source because of short-circuit condition. Long-term damage plausible.	Α	
OUTN	10	OUTP	Differential output (VOUTP – VOUTN) = 0 V with common-mode voltage of approximately 1.44 V. Excess current consumption from VDD source. Long-term damage plausible.	Α	
OUTP	11	VDD	VOUTP stuck high (VDD). Excess current consumption from VDD source. Long-term damage plausible.	Α	
VDD	12	LDO_OUT	DC/DC converter is supplied from VDD. Device functions normally with increased power consumption from VDD source. Long-term damage plausible.	Α	
LDO_OUT	13	DIAG	DIAG stuck high (LDO_OUT). Device operates normally with excessive power dissipation if DIAG is driven low (e.g. during statup). Long-term damage plausible.	Α	
DIAG	14	DCDC_GND	DIAG stuck low (GND). Device operates normally but falsely indicates that high-side in non-operational (see data sheet for details).	В	
DCDC_GND	15	DCDC_IN	DC/DC converter unpowered. Device outputs fail-safe state (see data sheet for details).	В	
DCDC_IN	16	DCDC_OUT	Not considered. Corner pin.	N/A	

8



Table 4-5. Pin FMA for Device Pins Short-Circuited to Supply

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
DCDC_OUT	1	Not considered. Input side (hot side) is not connected to external supply.	N/A
DCDC_HGND	2	Not considered. Input side (hot side) is not connected to external supply.	N/A
HLDO_IN	3	Not considered. Input side (hot side) is not connected to external supply.	N/A
NC	4	Not considered. Input side (hot side) is not connected to external supply.	N/A
HLDO_OUT	5	Not considered. Input side (hot side) is not connected to external supply.	N/A
INP	6	Not considered. Input side (hot side) is not connected to external supply.	N/A
INN	7	Not considered. Input side (hot side) is not connected to external supply.	N/A
HGND	8	Not considered. Input side (hot side) is not connected to external supply.	N/A
GND	9	Device is unpowered. OUTP and OUTN pins are driven to GND. Observe that GND and DCDC_GND are diode connected. Device damage plausible.	А
OUTN	10	OUTN stuck high (VDD2). Excess current consumption from VDD source. Long-term damage plausible.	А
OUTP	11	OUTP stuck high (VDD). Excess current consumption from VDD source. Long-term damage plausible.	А
VDD	12	No effect. Normal operation.	D
LDO_OUT	13	DC/DC converter is supplied from VDD. Device functions normally with increased power consumption from VDD source. Long-term damage plausible.	А
DIAG	14	DIAG stuck high (VDD). Device operates normally with excessive power dissipation if DIAG is driven low (e.g. during statup). Long-term damage plausible.	А
DCDC_GND	15	Device is unpowered. OUTP and OUTN pins are driven to GND. Observe that GND and DCDC_GND are diode connected. Device damage plausible.	А
DCDC_IN	16	DC/DC converter is supplied from VDD. Device functions normally with increased power consumption from VDD source. Long-term damage plausible.	А

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated