

Application Report SLAA126B-April 2001-Revised September 2018

Interfacing the TLC3544 or TLC3548 ADC to the MSP430F149 MCU

Tom Hendrick

Data Acquisition Products - Applications

ABSTRACT

The TLC3544 and TLC3548 14-bit serial-output analog-to-digital converters can easily interface to the serial peripheral interface port of many popular microcontrollers. Using the serial port of the TI MSP430F149 MCU, this application report focuses on configuring, sampling, and converting analog data presented to the ADC. The assembly code developed for this application report shows how the EOC/INT pin can be used as an interrupt source to the host processor.

The associated source code is available from http://www.ti.com/lit/zip/slaa126.

Contents

1	Introduction				
2	TLC3544/48 Evaluation Module				
3	Serial Interface				
	3.1	Chip Select (CS)	3		
	3.2	Serial Data Input (SDI)	3		
	3.3	Serial Data Output Pin (SDO)	3		
	3.4	Serial Clock Pin (SCLK)	4		
4	Contro	ol and I/O Pins	4		
	4.1	Conversion Start (CSTART)	4		
	4.2	Frame Sync (FS)	4		
	4.3	End of Conversion/Interrupt (EOC/INT)	4		
	4.4	Device Pinout	4		
5 ADC Initializ		Initialization and Operation	5		
	5.1	Initializing the ADC	5		
	5.2	Operating the ADC	5		
	5.3		6		
6	MSPF149 Code Example				
7	References		10		
		List of Figures			

1	System Configuration	2
2	ADC Initialization Cycle	5
3	Sample-and-Convert Cycle	6
4	EOC/INT Timing	6

List of Tables

1	EVM to Micro Cable Definition	3
2	I/O Pins of the TLC3544/48	4

1

Trademarks

MSP430 is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

1 Introduction

The TLC3544 and TLC3548 are 4- and 8-channel, 14-bit, serial ADCs. Each device has chip select (\overline{CS}), input clock (SCLK), serial data input (SDI), and serial data output (SDO) pins that can interface directly to a microprocessor. These data converters also feature a programmable end-of-conversion or interrupt (EOC/INT) pin, which can be used to initiate an interrupt service routine on the host processor.

This application report takes advantage of the hardware built into the TLC3544/48 evaluation module. A 20-pin ribbon cable from J12 on the data converter EVM to the microprocessor board is used to carry the necessary interface signals. The EVM's on-board signal generator provides the analog signals, and W17 allows the user to select either 3.3 V or 5.0 V as the digital I/O voltage. Because the MSP430F149 is a low-voltage device, the EVM's I/O voltage must be set to 3.3 V before attempting to use this processor.

Ten-pin, dual-row headers were added to the microprocessor boards to accommodate the cable from the data converter EVM. Figure 1 shows the system configuration, and Table 1 shows the connector pinout used.

The sample code (see Section 6) was developed using the Texas Instruments MSP430F149 evaluation board. This simple code example demonstrates how to configure the serial port, initialize the data converter, and process an interrupt (through the EOC/INT pin) from the data converter.



Figure 1. System Configuration

2 TLC3544/48 Evaluation Module

2

The data converter EVM used for this application report can have either the TLC3544 or the TLC3548 installed at location U9. These are 14-bit, 200-ksps serial analog-to-digital converters with four (TLC3544) or eight (TLC3548) analog input channels.

The TLC3544 and TLC3548 devices operate from a single 5-V analog supply and a 3.3-V or 5.0-V digital supply. The EVM contains regulators that provide all the necessary voltages from a standard 12-V laboratory power supply.

The EVM features a convenient onboard signal generator as well as all the necessary hardware to provide accurate reference voltages to the data converters. Connectors J12, J13, and J14 are

10-pin dual-row headers. These headers simplify interfacing a microcontroller-based system. The shorting bars can be removed from headers J13 and J14, allowing the user to define a custom signal-interface to the EVM.

System I/O voltages, as well as the voltage on the digital portion of the ADC, can be set to either 3.3 V or 5.0 V by changing the position of W17. When W17 is in position 2-3, the I/O voltage is set to 5.0 V. Position 1-2 on W17 lowers the I/O voltage to 3.3 V, which is necessary when running the low-power MSP430[™] family of microcontrollers.



٦

Although the onboard signal generator was used as the analog source in this application report, the TLC3544/48 EVM contains a variety of input and output connectors, signal conditioning circuits, and reference voltage options, so that users can define custom analog input conditions. It is even possible to tie the EVM directly into an existing control system – see the TLC3578 Family Evaluation Module User's Guide for complete details.

Pin No.	MSP430F149 Port	J12 Pin Name	Signal Description
1	P3.5 - SS CS	HOST_CNTLa	Low = ADC \overline{CS} ; High = DAC \overline{CS}
3	P3.3 - CLKS	HOST_CLKXa	Serial clock to EVM
5	Not used	HOST_CLKRa	Serial clock return to HOST
7	P3.1 - MOSI	HOST_DXa	Serial data to EVM
9	P3.2 - MISO	HOST_DRa	Serial data to host
11	P3.6 - GPIO	HOST_FSXa	Frame sync to EVM
13	Not used	HOST_FSRa	Frame sync return to host
15	P1.1 - EINT		ADC configured as INT
15			ADC configured as EOC
17	Not used	HOST_CLKSa	Clock source for host – from EVM
19	P3.7 - GPIO	HOST_CNTLb	CSTART to ADC
2 to 20 (even)	GND	DGND	Ground connections

Table 1.	EVM to	Micro	Cable	Definition
			Cabic	Deminion

3 Serial Interface

The following sections give specific details of the serial data communication pins of the TLC3544 and TLC3548 devices.

3.1 Chip Select (CS)

Chip select is an active-low input signal. When \overline{CS} is high, the serial-data output (SDO) pin is in a highimpedance state. The serial-data input (SDI) is ignored, and the serial clock (SCLK) is disabled from the internal data clocking circuits. A falling edge of \overline{CS} , resets the internal 4-bit counter, enables SDI, and removes SDO from its high-impedance state. \overline{CS} must be held low for the entire sampling period in order to provide valid data conversions (see the TLC3544 data sheet for details).

The chip select signal is shown on the interface section of the EVM schematic as HOST_CNTLa. When HOST_CNTLa is pulled low, the TLC3544/48 ADC is selected.

3.2 Serial Data Input (SDI)

The serial data input to the ADC consists of a 16-bit word presented MSB first. The first 4 MSBs are decoded as a one-of-four bit command. The Configure Write command (1010b or 0xA) lets the user enable various operating modes by setting or clearing bits of the internal configuration registers. When initializing the ADC after power up, two write cycles are recommended to ensure correct programming. The first write cycle should contain the CW command, followed by zeros (0xA000h). The second write cycle can contain any valid configuration option as defined in the device datasheet. Input data is shifted into the device on the rising edge of SCLK.

During normal sample-and-convert cycles, the first 4 MSBs are responsible for channel selection and the selection of various test and FIFO read modes. The remaining 12 bits are normally zeros and are ignored by the ADC.

3.3 Serial Data Output Pin (SDO)

The serial data output from the ADC consists of the 14-bit result of the previous conversion cycle. The output data is presented MSB first. When using chip select as the conversion trigger, the MSB is available at the falling edge of \overline{CS} . Subsequent data bits are shifted out from the SDO pin on the rising edges of SCLK. Data should be considered valid on the falling edges of SCLK.



Serial Interface

3.4 Serial Clock Pin (SCLK)

The host processor provides the serial clock input. SCLK clocks the configuration data into, and conversion data out of, the ADC. When the ADC is appropriately programmed, the serial clock can also be used as the conversion clock. No special configuration is required to run the SCLK in burst mode.

4 Control and I/O Pins

4.1 Conversion Start (CSTART)

CSTART is an active low-external sampling trigger. Pulling this line low initiates the sampling period on the selected (through SDI) analog input. A low-to-high transition starts the conversion process. CSTART should be pulled to DVDD when not in use. For the purpose of this application report, a general-purpose I/O pin from the microprocessor was used to hold the CSTART pin high.

4.2 Frame Sync (FS)

The FS input signal is normally used in DSP based systems to indicate the start of a serial data frame. If FS is low at the falling edge of \overline{CS} , the rising edge of the frame sync pulse initiates the sample-and-convert cycle. FS should be pulled to DVDD when not in use.

The TLC3544/48 evaluation module uses a common frame-sync line for both the ADC and DAC. The Xilinx PLD located at U15, acts as a gatekeeper by determining which device (ADC or DAC) should receive the incoming signal. When the HOST_CNTLa line is low (ADC is selected), the PLD routes the incoming FS to the ADC. When HOST_CNTLa is high, the FS signal is applied to the DAC.

4.3 End of Conversion/Interrupt (EOC/INT)

The EOC/INT pin is a programmable output, which indicates the end of conversion (EOC) or acts as an interrupt (INT) to host processor. When programmed as EOC, the output goes from a high-to-low state at the end of the sampling period and returns to a high state when the conversion process is complete. In other words, EOC indicates that the ADC is busy doing a conversion.

When programmed as INT, the pin goes low after the conversion is complete, and stays low until reset by the falling edge of CS or CSTART. A rising edge on the FS input can also clear INT.

The assembly code for this application report uses the EOC/INT pin to signal the processor that the conversion process has completed. The configuration/channel selection information is transmitted to the ADC as two bytes. The processor then enters a loop that transmits zeros or dummy data until it receives an interrupt from the ADC.

4.4 Device Pinout

Table 2 shows the complete device pin assignments for both the TLC3544 and TLC3548 devices.

3544	3548	Pin Name	Description	
1	1	SCLK	Serial input clock	
2	2	FS	Frame sync: DSP frame synchronization input, tied to Vcc when not used	
3	3	SDI	Serial data Input: the 4 most significant bits select test modes, mux channel, and conversion speed	
4	4	EOC/INT	End of conversion/interrupt: used to indicate the converter is busy, or as an external interrupt source to the host processor	
5	5	SDO	3-State serial output of conversion result	
6	6	DGND	Digital ground reference	
7	7	DVDD	Digital supply voltage: 2.7 to 5.5 V dc	
8	8	CS	Chip select: active low	
9-12		A0 – A4	Analog inputs of the TLC3544	
	9-16	A0 – A8	Analog inputs of the TLC3548	

Table 2. I/O Pins of the TLC3544/48

3544	3548	Pin Name	Description
13	17	AVDD	Analog supply voltage
14	18	AGND	Analog ground reference
15	19	REFP	Upper reference voltage: 5.0 V maximum
16	20	REFM	Lower reference voltage: nominally ground
17	21	BGAP	Internal band gap compensation: see data sheet for requirements
18	22	AGND	Analog ground reference
19	23	AVDD	Analog supply voltage
20	24	CSTART	External start of conversion trigger: used for extended sampling mode

Table 2. I/O Pins of the TLC3544/48 (continued)

5 ADC Initialization and Operation

5.1 Initializing the ADC

Initializing the ADC is a relatively straightforward task. After power up, EOC/INT is high and the data registers are set to zero. The user has the option of setting a default hardware mode, or programmed mode. Each mode requires two 16-bit initialization cycles. Data output from the power up initialization phase should be ignored. For the purpose of this application report, the initialization cycle consists of chip select being held low through two 8-bit SCLK cycles.

Hardware mode is defined by the status of the SDI pin. After power up, two consecutive initialization cycles put the device into hardware mode if the SDI pin is tied to DVDD. This loads the ADC's configuration register with 0x0800h.

To enter the programmed mode, the host processor must write 0xA000h (WRITE CFR + 000h) to the SDI pin during the first initialization cycle, followed by a WRITE CFR + DATA command during the second.



Figure 2. ADC Initialization Cycle

5.2 Operating the ADC

This application report is based on the one-shot operating mode (mode 00) using chip select (\overline{CS}) as a conversion trigger. In this mode, each cycle performs one sample and one conversion on the selected analog input channel. Operation begins by bringing chip select low.

Channel selection is accomplished by writing 0000h through 0700h to the SDI pin of the ADC. The microprocessor presented in this application report uses 8-bit data packets when writing to the serial port. The upper and lower bytes are transmitted to the ADC by writing to the micro's data buffer twice, while holding the \overline{CS} pin low. The first byte [D15:D8] contains the channel selection information, and the second byte [D7:D0] consists of zeros, or a dummy value transfer.

The TLC3544 and TLC3548 also feature three test modes that can be accessed by writing 0xB000h, 0xC000h or 0xD000h to the SDI pin. Test mode 1 (0xB000h) presents a digital code on SDO equivalent to (REFP + REFM) / 2. Test mode 2 and 3 present a digital code equal to REFM or REFP respectively.





Figure 3. Sample-and-Convert Cycle

5.3 EOC or TNT

Figure 4 shows the relationship of the EOC and INT signals more clearly. The EOC signal is active low while the ADC is converting the sampled data. It returns to a high state when the conversion is complete.

 $\overline{\text{INT}}$ is active low after the (sample plus conversion) period has finished. $\overline{\text{INT}}$ is cleared when a new sample-and-conversion cycle is initiated by either a falling edge of $\overline{\text{CS}}$ (see Figure 4) or rising edge of FS.





TEXAS INSTRUMENTS

www.ti.com

6 MSPF149 Code Example

```
The following code example can be downloaded from http://www.ti.com/lit/zip/slaa126.
```

```
; MSP430F149 Demo - SPI Communication with TLC3544/48 or TLC3574/78 EVM
  Program implements a digital filter - takes the average of 4 samples
;
  from CH0 of the ADC and returns them to the TLV5636 DAC
;
;
;
      TLC3544/48
                MSP430F149
;
    _____
              _____
;
           SDI <--- | P3.1
;
           SDO |---> |P3.2
          SCLK | <--- | P3.3
;
 CH0~~> | IN+
           /CS <--- P3.5
;
;
           FS <--- P3.6
;
         CSTART | <--- | P3.7
           INT | ---> | P1.1
;
;
      TLV5636 DAC
           SDI <--- | P3.2
           /CS |---> |P3.5
           FS|--->|P1.6(via PLD)|
; Assembled with IAR Embedded Workshop for MSP430 Kickstart
; Texas Instruments, Inc.
; Tom Hendrick
; Data Aquisition Applications - Dallas
; Dec. 2000
// Standard Equations
#include
     "msp430x14x.h"
#include "TLC357X.h"
                   // ADC Equations
;Constants
; Assign p3.5 to CS
CS
     eau
        020h
FS
     equ
        040h
                      ; Assign p3.6 to FS
CSTART
     eau
         080h
                      ; Assign p3.7 to CSTART
Samples
     eau
         004h
                     ; Number of Sample for Filter
;Setup RAM
RSEG UDATAO
ADC_Data DS
        0
                     ; Storage for ADC Samples
;Setup Stack
RSEG CSTACK
     DS
         0
;Program Code
RSEG CODE
```



MSPF149 Code Example

#SFE(CSTACK),SP ; define stackpointer RESET_ISR mov call #Init_Sys ; Initialize the MSP430 ; Initialize the ADC call #SETUP_ADC call #Mainloop ; Run the Main Program Mainloop mov.b #Samples, R10 ; Move the # of samples required to R10 mov #00, R8 ; Clear R8 SampleLoop bic.b #CS,&P3OUT ; Enable TLC3544/48 bis.b #01h,&P1OUT ; Set a test bit - Bit is cleared in ISR Read_ADC mov.b #CH0,&U0TXBUF ; Dummy write to SPI (generates SCLK) call #CLEAR mov.b &UORXBUF,ADC_Data(R8) ; Store Upper Byte inc R8 ; Increment data storage pointer mov.b #DUMMY,&U0TXBUF ; Dummy write to SPI (generates SCLK) call #CLEAR mov.b &UORXBUF,ADC_Data(R8) ; Store Lower Byte inc R8 ; Increment data storage pointer TEST: mov.b #DUMMY,&U0TXBUF ; Dummy write to SPI #CLEAR call bit.b #01h, &P1OUT ; Test bit - keep writing 0's to port jnz TEST ; until an interrupt occurs dec R10 cmp #00,R10 ; Finished taking sample? jnz SampleLoop ; Repeat till R10 = 0 : jmp Mainloop ; Repeat ; Remove remark from above line to skip transmit back to DAC Write_DAC mov #0x0000, R13 mov #Samples, R10 mov #0x0000, R8 mov ADC_Data(R8), R12 next swpb R12 ; Swap Bytes ; Strip trailing bits and.w #0xFFF0, R12 ; Shift data 4 places rrc.w R12 rrc.w R12 ; to conform to rrc.w R12 ; DAC input format rrc.w R12 ; Data is shifted! and.w #0x0FFF, R12 ; Strip any carries add.w R12, R13 incd R8 dec R10 cmp #00, R10 jnz next ; Divide by 2 rrc.w R13 rrc.w R13 ; Divide by 2 again ; Strip any carries and.w #0x0FFF, R13 add.w #0x4000, R13 ; Set DAC Fast Mode, 0x4000 bic.b #FS,&P3OUT ; toggle Frame Sync ; toggle Frame Sync bis.b #FS,&P3OUT ; to DAC bic.b #FS,&P3OUT swpb R13 ; Align MSB First mov.b R13,&U0TXBUF ; Transmit upper Data Byte to DAC call #CLEAR swpb R13 ; Prepare Lower Byte mov.b R13,&U0TXBUF ; Transmit lower Data Byte to DAC call #CLEAR

8

TEXAS INSTRUMENTS

www.ti.com

MSPF149 Code Example

bis.b #FS,&P3OUT ; Set Frame Sync jmp Mainloop ; Repeat ******************************* ; Clear TX Flag CLEAR bit.b #UTXIFG0,&IFG1 ; Thank You Eric! TXBUF ready? jnc CLEAR ; 1 = ready bic.b #UTXIFG0,&IFG1 ret. Init_Sys; Modules and Controls Registers set-up subroutine StopWDT mov #WDTPW+WDTHOLD,&WDTCTL ; Stop Watchdog Timer SetupClock bic.b #XTOFF, &BCSCTL1 bis.b #SELM1+SELS, &BCSCTL2 HF_WAIT ; 8MHz Crystal used - wait for stabilization bic.b #OFIFG, &IFG1 bit.b #OFIFG, &IFG1 jnz HF_WAIT bic.b #OFIFG, &IFG1 ; Clear Oscillator fault flag bit.b #OFIFG, &IFG1 ; Test for clear SetupPort bis.b #001h,&P1DIR ; P1 pin 1 set to output (toggle's LED) bis.b #01Eh,&P3SEL ; P3.1,2,3,4 SPI option select bis.b #CS+FS+CSTART,&P3DIR ; /CS, FS & CSTART = P3 output direction bis.b #CS+FS+CSTART,&P3OUT ; P3.5,6,7 CS & FS set SetupInterrupt bic.b #02h, &P1IFG ; Clear interrupt flags bis.b #02h, &P1IES ; Set for edge selection bis.b #02h, &P1IE ; Enable external Interrupt SetupSPI bis.b #040h,&ME1 ; Enable SPI TX/RX mov.b #CHAR+SYNC+MM,&U0CTL ; 8-bit SPI Master bis.b #SSEL0+SSEL1+STC,&U0TCTL mov.b #02h,&U0BR0 ; Set SPI Baud Rate mov.b #00h,&U0BR1 ; This give 4MHz SCLK w/ 8MHz Crystal mov.b #00h,&UOMCTL eint ; Enable interrupts ret SETUP_ADC ; Initialize the AtoD Converter bic.b #CS,&P3OUT ; Set ADC /CS Lo mov.b #WRITE,&U0TXBUF ; Write 0xA0h to SPI (generates SCLK) call #CLEAR ; Clear SPI TX/RX Flag mov.b #DUMMY,&U0TXBUF ; Dummy write to SPI (generates SCLK) call #CLEAR bis.b #CS,&P3OUT ; Set ADC /CS Hi bic.b #CS,&P3OUT ; Set ADC /CS Lo ; Configuration Write to ADC ; See "TLC357X.h" file for details on the following parameters mov.b #(WRITE+SHORT_SAMP+EXT_REF),&U0TXBUF call #CLEAR



References

```
mov.b #DUMMY,&UOTXBUF ; Dummy write to SPI (generates SCLK)
      call #CLEAR
                    ; Set ADC /CS Hi
      bis.b #CS,&P3OUT
      ret
*****
IRQ_ISR;
     Exit LPM0 on reti
bic.b #01h, &P1OUT
      bis.b #CS, &P3OUT
                     ; Set ADC /CS High
      bic.b #02h, &P1IFG
      reti
                     ; return from interrupt
COMMON INTVEC
                    ; MSP430x11x1/MSP430F14x Interrupt vectors
ORG
       RESET_VECTOR
RESET_VEC DW
         RESET_ISR
                     ; POR, ext. Reset, Watchdog
        PORT1_VECTOR
IRQ_ISR
     ORG
PORT1_VEC DW
                ; PORT1, Ext. Int.
```

END

7 References

- TLC3544, TLC3548 5-V Analog, 3-/5-V Digital, 14-Bit, 200-ksps, 4-/8-Channels Serial Analog-to-Digital Converters With 0-5 V (Pseudodifferential) Inputs
- 2. TLC3578 Family Evaluation Module User's Guide
- 3. MSP430x1xx Family User's Guide
- 4. MSP430F13x, MSP430F14x, MSP430F14x1 Mixed-Signal Microcontrollers

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated