


## PICTURE OF THE BOARD:







## 1. Startup


The output voltage behavior at startup is shown in the images below. The input voltage was set to 50V and 400V.

Ch.1: Output voltage (5V/div, 1ms/div, DC coupling, no BWL)










# 2 Efficiency

The efficiency data are shown in the tables and graph below. A DC voltage source has been set to 50V, 300V and 600V.





lout (mA)	Vout (V)	Pout (W)	lin (mA)	Vin (Vdc)	Pin (W)	Ploss (W)	Eff (%)
0	14.95	0	1.250	50	0.063	0.0625	0.00
5.9	14.95	0.088	3.257	50	0.163	0.0746	54.16
11.3	14.95	0.169	5.06	50	0.253	0.0841	66.77
22.1	14.95	0.330	8.83	50	0.442	0.1111	74.83
41.0	14.95	0.613	16.23	50	0.812	0.1986	75.53
81.4	14.95	1.217	29.79	50	1.490	0.2726	81.70
140.9	14.94	2.105	50.1	50	2.505	0.4000	84.03
205.5	14.94	3.070	73.7	50	3.685	0.6148	83.32


lout (mA)	Vout (V)	Pout (W)	lin (mA)	Vin (Vdc)	Pin (W)	Ploss (W)	Eff (%)
0	14.95	0	0.436	300	0.131	0.1308	0.00
5.9	14.95	0.088	0.842	300	0.253	0.1644	34.92
11.2	14.95	0.167	1.211	300	0.363	0.1959	46.09
22.1	14.95	0.330	1.971	300	0.591	0.2609	55.88
41.0	14.95	0.613	3.196	300	0.959	0.3459	63.93
81.4	14.95	1.217	5.87	300	1.761	0.5441	69.10
140.9	14.95	2.106	8.74	300	2.622	0.5155	80.34
205.5	14.95	3.072	13.41	300	4.023	0.9508	76.37

lout (mA)	Vout (V)	Pout (W)	lin (mA)	Vin (Vdc)	Pin (W)	Ploss (W)	Eff (%)
0	14.95	0	0.480	600	0.288	0.2880	0.00
5.9	14.95	0.088	0.727	600	0.436	0.3480	20.22
11.2	14.95	0.167	0.948	600	0.569	0.4014	29.44
22.1	14.95	0.330	1.351	600	0.811	0.4802	40.76
41.0	14.95	0.613	2.058	600	1.235	0.6219	49.64
81.4	14.95	1.217	3.738	600	2.243	1.0259	54.26
140.9	14.95	2.106	5.79	600	3.474	1.3675	60.63
205.5	14.95	3.072	7.78	600	4.668	1.5958	65.81




# 3 Output Voltage Regulation

The output voltage variation as function of load and input voltage is shown below:




### 4 Output Ripple Voltage

The output ripple voltage is shown in the plots below. The load was 200mA and input was set to 50V (upper picture) and 400V (bottom one).









### 5 Burst Mode Operation

The ripple voltage on output terminals has been measured when the input voltage was 400V and the load 100mA.

Ch.2: Output Voltage (200mV/div, 20usec/div, AC coupling, 20MHz BWL), Iout = 100mA








# 6 Switching Node Waveforms

### 6.1 Skip Cycle Mode:


The images below show the voltage on the drain of Q2 during light load operation (Iout=5mA) and full load, when Vin was set to 50V and 400V.

Ch.3: Q2 Drain Voltage (100V/div, 100usec/div, no BWL), Iout = 5mA



### 6.2 Full load @ 50Vin:


Ch3: Q2 Drain Voltage (50V/div, 2us/div, No BWL), full load.





#### 6.3 Full load @ 400Vin:







# 7 Transient Response

The image below shows the transient response on the output voltage when the load has been switched between 50% and 100% of nominal load while Vin = 50V (upper picture) and 400V (bottom one).

Ch2: Vout (200mV/div, 2ms/div, 20MHz BWL), Ch4: Iout (100mA/div), Vin=50V








# 8 Loop Analysis


The open loop measurement has been performed at 50 Vin and 300 Vin in full load conditions. The worst case bandwidth was 2.744 KHz (@ 50 Vin) and the phase margin 60.92 Hz.






### 9 Thermal Analysis

The thermal analysis of the converter shows the temperatures for each component, in the graphs below. The converter has been placed horizontally on the bench without any forced convection. The input voltage was 300V for the first thermal image and 600V for the second one. The load was on both cases 200mA and the ambient temperature 25C.



Name	Temperature	Emissivity
T1	48.7°C	0.95
Q2	57.1°C	0.95
U1	40.3°C	0.95
D1	41.5°C	0.95



Name	Temperature	Emissivity	
T1	54.1°C	0.95	
D1	41.5°C	0.95	
Q2	81.7°C	0.95	
U1	47.2°C	0.95	



#### EVALUATION BOARD/KIT/MODULE (EVM) WARNINGS, RESTRICTIONS AND DISCLAIMER

**For Feasibility Evaluation Only, in Laboratory/Development Environments.** The EVM is not a complete product. It is intended solely for use for preliminary feasibility evaluation in laboratory / development environments by technically qualified electronics experts who are familiar with the dangers and application risks associated with handling electrical / mechanical components, systems and subsystems. It should not be used as all or part of a production unit.

#### Your Sole Responsibility and Risk. You acknowledge, represent and agree that:

- 1. You have unique knowledge concerning Federal, State and local regulatory requirements (including but not limited to Food and Drug Administration regulations, if applicable) which relate to your products and which relate to your use (and/or that of your employees, affiliates, contractors or designees) of the EVM for evaluation, testing and other purposes.
- 2. You have full and exclusive responsibility to assure the safety and compliance of your products with all such laws and other applicable regulatory requirements, and also to assure the safety of any activities to be conducted by you and/or your employees, affiliates, contractors or designees, using the EVM. Further, you are responsible to assure that any interfaces (electronic and/or mechanical) between the EVM and any human body are designed with suitable isolation and means to safely limit accessible leakage currents to minimize the risk of electrical shock hazard.
- 3. Since the EVM is not a completed product, it may not meet all applicable regulatory and safety compliance standards (such as UL, CSA, VDE, CE, RoHS and WEEE) which may normally be associated with similar items. You assume full responsibility to determine and/or assure compliance with any such standards and related certifications as may be applicable. You will employ reasonable safeguards to ensure that your use of the EVM will not result in any property damage, injury or death, even if the EVM should fail to perform as described or expected.

<u>Certain Instructions.</u> Exceeding the specified EVM ratings (including but not limited to input and output voltage, current, power, and environmental ranges) may cause property damage, personal injury or death. If there are questions concerning these ratings please contact a TI field representative prior to connecting interface electronics including input power and intended loads. Any loads applied outside of the specified output range may result in unintended and/or inaccurate operation and/or possible permanent damage to the EVM and/or interface electronics. Please consult the EVM User's Guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative. During normal operation, some circuit components may have case temperatures greater than 60°C as long as the input and output ranges are maintained at nominal ambient operating temperature. These components include but are not limited to linear regulators, switching transistors, pass transistors, and current sense resistors which can be indentified using the EVM schematic located in the EVM User's Guide. When placing measurement probes near these devices during normal operation, please be aware that these devices may be very warm to the touch.

Agreement to Defend, Indemnify and Hold Harmless. You agree to defend, indemnify and hold TI, its licensors and their representatives harmless from and against any and all claims, damages, losses, expenses, costs and liabilities (collectively, "Claims") arising out of or in connection with any use of the EVM that is not in accordance with the terms of this agreement. This obligation shall apply whether Claims arise under the law of tort or contract or any other legal theory, and even if the EVM fails to perform as described or expected.

<u>Safety-Critical or Life-Critical Applications</u>. If you intend to evaluate TI components for possible use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, such as devices which are classified as FDA Class III or similar classification, then you must specifically notify TI of such intent and enter into a separate Assurance and Indemnity Agreement.

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated