

# Powering FPGAs – Improving Overshoot of Voltage Regulators for Intel Arria 10 and Stratix 10 FPGAs



Ryan Wallace

Previously, in my last blog "[Powering FPGAs - Improving undershoot of voltage regulators with asynchronous pulse injection](#)" we discussed how Asynchronous Pulse Injection (API) could reduce the undershoot of a fixed frequency DC/DC converter during a sudden increase in load current. Now I would like to discuss a feature that helps address the overshoot needs of the Arria 10, Stratix 10, or similar FPGAs. Overshoot reduction is critical for digital point of loads such as the Arria 10 and Stratix 10 devices because excessive supply voltage can stress or even damage sensitive, high-speed circuits.

First, let's understand how fixed frequency DC/DC converters respond to a sudden decrease in load current in order to maintain the regulated output voltage. In order to limit the amount of rise in output voltage, the low-side field-effect transistor (FET) of the converter turns on in order to sink the voltage. During this time, the voltage across the inductor is very close to the actual output voltage. Equation 1 computes the voltage across the inductor with the low-side FET on:

$$V_{L_{LS\_ON}} = -V_{OUT} - (I_L \times (DCR + R_{trace} + R_{dson})) \quad (1)$$

where  $V_{L_{LS\_ON}}$  is the inductor voltage with the low-side FET on,  $V_{OUT}$  is the output voltage,  $I_L$  is the inductor current,  $DCR$  is the DC resistance of the inductor,  $R_{trace}$  is the trace resistance of the printed circuit board (PCB) and  $R_{DS(on)}$  is the drain-source resistance of the low-side FET.

Equation 2 defines the rate at which the current drops:

$$\frac{dI}{dt} = \frac{V_{L_{LS\_ON}}}{L} \quad (2)$$


Equation 3 defines the total charge that the output capacitor must absorb during a load step down:

$$Q_C \cong \frac{L \times \Delta I_{LOAD}^2}{2 \times V_{L_{LS\_ON}}} \quad (3)$$

where  $\Delta I_{LOAD}$  is the load-transient step size.

Now consider what would happen if instead of turning the low-side FET on during a sudden load current decrease, you turned it off. This feature is known as overshoot reduction (OSR), or "body brake." By turning off both the high- and low-side FETs during a rapid load current decrease, you can limit the amount of overshoot.

Let's look at what happens to the flow of current when the low-side FET turns off and reevaluate Equation 1, which computed the voltage across the inductor. [Figure 1](#) shows the current flow when the low-side FET is turned off, in which the current flows out of the inductor into the output capacitor, out of the output capacitor into ground, out of ground and through the body diode of the low-side FET, and back to the inductor.



**Figure 1. Current Flow During OSR**

Equation 2 computed the voltage across the inductor with the low-side FET on. What happens to this equation when the low-side FET is off?  $R_{DS(on)}$  is no longer a factor, but the forward voltage drop of the low-side FET body-diode is, as shown in Equation 4:

$$V_{L_{LS\_OFF}} = -V_{OUT} - (I_L \times (DCR + R_{trace}) + V_{FD}) \quad (4)$$

Since the voltage drop across the body diode of the low-side FET is greater than the conduction channel ( $I_L \times R_{dson}$ ), you can see that:

$$(I_L \times (DCR + R_{trace}) + V_{FD}) \gg (I_L \times (DCR + R_{trace} + R_{dson})) \quad (5)$$

Therefore,  $V_{L_{LS\_OFF}}$  results in a larger, negative voltage across the inductor. This larger negative voltage causes the inductor current to slow down faster, resulting in less total charge flowing into the output capacitor (replacing  $V_{L_{LS\_ON}}$  with  $V_{L_{LS\_OFF}}$  in Equation 3) and producing less overshoot.


Now let's look at a simulation of a model with and without OSR enabled. [Table 1](#) shows a common rail voltage rating for Arria 10 field-programmable gate arrays (FPGAs).

**Table 1. Common Voltage Ratings for  $V_{CC}$ ,  $V_{CCP}$ ,  $V_{CCERAM}$  And More for Arria 10 FPGAs**

Min	Typ	Max	Unit
0.92	0.95	0.98	V


[Figure 2](#) shows a load-transient simulation of a fixed-frequency converter without OSR. The load current, or the lower waveform in [Figure 2](#), steps down. As a result, the output voltage, or the upper waveform in [Figure 2](#), rises above the required maximum operating voltage labeled "max" at 0.98V.

In addition to the required maximum and minimum values for this particular rail, there is a percentage of error associated with the actual output voltage of the power supply when compared to the target voltage. Two devices that offer OSR, the [TPS543B20](#) and [TPS543C20](#) from Texas Instruments, have an adjustable reference voltage with 0.5% accuracy that you can set to the target output voltage of 0.95V. This means that you can improve the percentage of output voltage accuracy error by removing the deviation caused by the tolerance of the feedback resistor divider. The resulting output voltage accuracy error percentage is approximately  $\pm 0.5\%$ . This decreases the amount of available tolerance by  $\pm 4.75\text{mV}$ , which is also shown in [Figure 2](#), labeled "Max w/ %Error" at 975mV.




**Figure 2. A Load-transient Simulation of a Fixed-frequency Converter with OSR Disabled**

Figure 3 shows a load-transient simulation of a fixed-frequency converter with OSR enabled. The upper waveform in Figure 3 is the output voltage, which now remains within the operating range of the expected voltage values listed in Table 1 labeled “Min,” as well as the minimum when accounting for output voltage accuracy labeled “Min w/ %Error” at 975mV. The middle waveform in Figure 3 is the switch node; you can see that the load current, or the lower waveform in Figure 3, steps down at the same point with respect to the switching cycle compared to the previous simulation. The difference is that both the high- and low-side FETs are off, as indicated by the highlighted portion of the switch node.



**Figure 3. A Load-transient Simulation of a Fixed-frequency Converter with OSR Enabled**

Figure 4 shows the difference with OSR (body brake) enabled and disabled on actual bench results of the TPS543C20. The test configuration was a 12V input voltage, 0.9V output voltage, 500kHz switching frequency and 15A step up/step down with a slew rate of 50A/µs. When comparing the same device with and without this feature enabled, the overshoot was approximately 49mV less with OSR enabled.



**Figure 4. Overshoot with OSR Enabled/disabled**

Table 2 lists two devices currently available with OSR and asynchronous pulse injection (API) used to limit undershoot, as well as a few key features for these devices. These devices offer API adjustability and the ability to enable or disable API and OSR.

**Table 2. DC/DC Buck Converters That Include API and OSR**

	TPS543B20	TPS543C20
API	Yes	Yes
OSR	Yes	Yes
High-side FET $R_{DS(on)}$	4.1m $\Omega$	3m $\Omega$
Low-side FET $R_{DS(on)}$	1.9m $\Omega$	0.9m $\Omega$
Current rating	25A	40A-80A*
Comments		*Device is stackable up to two phases

Using Texas Instruments devices with the features listed here showed improvement in regards to the total amount of undershoot and overshoot when compared to having these features disabled. With these features, you can meet voltage regulation requirements with less output capacitance, which is something to consider when designing in Stratix 10 and Arria FPGAs.

#### Additional Resources

- Get more information on powering the [Arria 10](#) and [Stratix 10](#) FPGAs.
- Estimate actual load current and transient specifications for Altera devices with the [Early Power Estimator \(EPE\)](#) and [Power Delivery Network \(PDN\)](#).
- Learn more about [TI power management for Altera FPGAs](#).

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2023, Texas Instruments Incorporated