


Deric Waters

USB chargers are becoming more and more prevalent, and seem on their way to becoming universal. They've gone from just being on your computer to being in wall outlets, wall warts, car panels, airplane seats, and more.

Traditional USB Type-A chargers have just one voltage, which lends itself to a simple high-level design. [Figure 1](#) shows a simplified schematic. The resistor divider formed by  $R_{FBL}$  and  $R_{FBU}$  enables closed-loop regulation of the output voltage applied to  $V_{BUS}$ . In this topology, the flyback controller must limit the output current for safety.



**Figure 1. Traditional USB Charger Schematic for Type-A Receptacles**

USB Power Delivery (PD) on the USB Type-C™ connector enables higher power charging, which will broaden the USB charging ecosystem even more. However, USB PD and USB Type-C have new requirements, for which the schematic in [Figure 1](#) is not sufficient.

[Figure 2](#) shows a simplified schematic for a USB PD charger. Right away, you can see that there are two MOSFETs in the power path and a bulk capacitance that were not there in [Figure 1](#). Notice also that this schematic can deliver *multiple* voltages. The PD controller negotiates voltages over the configuration channel (CC) and then pulls the CTL1 and/or CTL2 pins low to adjust the resistor divider to get a voltage higher than 5V. The CTL pins are either pulled to ground or set to high impedance by the PD controller to select the desired output voltage.




Figure 2. USB Type-C PD Charger Schematic for Type-C Receptacles

USB Type-C has some requirements that are different from USB Type-A. Table 1 summarizes the two new requirements discussed here and their implications.

Table 1. New Requirements for  $v_{BUS}$  In USB Type-C PD Chargers

New USB Type-C PD requirement	Implication
Cold socket	Requires Q1 FET in Figure 2
Limit initial $V_{BUS}$ -to-GND capacitance	Requires Q2 FET in Figure 2 to divide capacitance between $C_{BULK}$ and $C_{PDIN}$ .

The first new requirement is that **USB PD-capable chargers must be cold socket**; in other words,  $V_{BUS}$  is at 0V when the plug is empty. Also, when faults occur, the source is required to drive  $V_{BUS}$  to 0V for close to 1s as it performs a USB PD Hard Reset. Driving  $V_{BUS}$  to 0V requires a way to disconnect the flyback output from the  $V_{BUS}$  on the connector while maintaining the PD controller supply. The schematic in Figure 2 uses the Q1 FET to allow  $V_{BUS}$  to go to 0V, while the PD controller keeps its supply input (VPWR) high so that it can monitor for a sink attachment on CC1 and CC2.

In the USB specification, “0V” really means less than 0.8V (referred to as vSafe0V in the specification). This ensures that any attached USB device or sink detects that  $V_{BUS}$  has gone away and resets. Although the USB specification requires USB self-powered peripherals to detect anything other than transients below 4.0V as a detach (USB 3.1 Section 7.5.1.2.4), it does not specify the detach voltage for other peripherals. It is common for USB devices to operate at even lower voltages. Therefore, the 0.8V definition ensures that all devices detect the detachment.

The second new requirement is that the **Type-C receptacle cannot expose more than 10 $\mu$ F to  $V_{BUS}$  when the receptacle is empty**. The schematic in Figure 2 uses the Q2 FET to block in-rush current into  $C_{BULK}$ . Q2 divides the capacitance so that  $C_{PDIN}$  applies directly to  $V_{BUS}$  on the connector, and  $C_{BULK}$  is isolated from the connector. Since USB PD may provide up to 100W, the  $C_{BULK}$  capacitance may be very large. The USB 3.1 specification gives several reasons to limit capacitive in-rush, including limiting contact arcing to prolong the life of the connector (see USB 3.1 Section 11.4.4.1), which led to requiring USB Type-B ports limit capacitance exposed on the  $V_{BUS}$  pin of their receptacle to 10 $\mu$ F.

The USB Type-C specification defines cables that adapt a legacy A plug to a C plug (see Figure 3), meaning that the hot  $V_{BUS}$  from a Type-A receptacle can be connected to  $V_{BUS}$  of the USB Type-C receptacle. Therefore, to protect legacy Type-A ports, all Type-C receptacles must limit their capacitance while not sourcing  $V_{BUS}$  to the same 10 $\mu$ F limit for Type-B ports.



**Figure 3. USB Type-A Plug to USB Type-C Plug**


Finally, a USB PD charger has the option of implementing a **captive cable**. A captive-cable product has a Type-C plug instead of a Type-C receptacle. The USB Type-C specification does **not** define a Type-C receptacle (female) to a Type-A plug (male). Therefore, the capacitance on the  $V_{BUS}$  pin does not need to be limited since it is not meant to be mechanically connected to a Type-A port. This leads to the optimization shown in [Figure 4](#), where the Q2 FET has been removed but the Q1 FET remains so that  $V_{BUS}$  can be driven to 0V. Another benefit of the captive-cable application is that it only needs one CC pin, since the Type-C plug only has one CC pin.

[Table 2](#) summarizes the applicability of these two new requirements for different applications.

**Table 2. Applicability of New Requirements**

	USB PD capable		USB Type-C only		USB Type-A (legacy)	USB Type-B (legacy)
	Receptacle	Captive cable	Receptacle	Captive cable		
<b>Q1 FET needed</b>	Yes	Yes	Yes	No	No	N/A
<b>Q2 FET needed</b>	Yes *	No	Yes *	No	No	N/A
<b>Initial <math>V_{BUS}</math>-to-GND capacitance limit</b>	10 $\mu$ F	none	10 $\mu$ F	none	none	10 $\mu$ F
*Only required if $C_{BULK} + C_{PDIN} > 10\mu\text{F}$						

For systems where Q1 and/or Q2 are required (i.e., all USB PD applications), system designers can minimize the system impact by selecting FETs with smallest  $R_{DS(on)}$ . Since N-channel MOSFETs generally offer lower  $R_{DS(on)}$  than P-channel MOSFETs, it is best to select a PD controller that can directly control N-channel MOSFETs such as TI's recently released TPS25740 and TPS25740A USB PD controllers.



**Figure 4. USB Type-C PD Charger Schematic for Type-C Plug (Captive Cable).**

As with all new technologies, there are many details to be considered when developing a USB Type-C charger. It is not just a copy-paste from an existing USB Type-A product. [Download a USB Type-C charger reference design](#) today and upgrade your USB design for higher power charging.

**Additional Resources:**

- Learn about:
  - [The differences between USB Power Delivery 2.0 vs 3.0](#)
  - [How to Power Share in USB Type-C Applications](#)
  - [Converting a USB Type-A port to a 5V-only USB Type-C port](#)
  - [USB PD 3.0 fast role swap switching considerations](#)
- Read the application note: [TPS65982 Designs for Supporting Voltages in USB-PD "Power Rules](#)

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2023, Texas Instruments Incorporated