

## 1 Startup

The photo below shows the output voltage startup waveform after the application of 48V in. The 12V output was loaded to 0A and operating at 1MHz. (2V/DIV, 5mS/DIV)






The photo below shows the output voltage startup waveform after the application of 48V in. The 12V output was loaded to 1A and operating at 1MHz. (2V/DIV, 5mS/DIV)



## 2 Efficiency


The flyback converter's efficiency and power losses are shown below when operating at 1MHz.






## 3 Output Ripple Voltage


The 12V output ripple voltage (AC coupled) is shown in the figure below. The image was taken with the output loaded to 1A and operating at 1MHz. The input voltage is set to 36V. (50mV/DIV, 500nS/DIV)



The 12V output ripple voltage (AC coupled) is shown in the figure below. The image was taken with the output loaded to 1A and operating at 1MHz. The input voltage is set to 48V. (50mV/DIV, 500nS/DIV)




The 12V output ripple voltage (AC coupled) is shown in the figure below. The image was taken with the output loaded to 1A and operating at 1MHz. The input voltage is set to 57V. (50mV/DIV, 500nS/DIV)




## 4 Load Transients


The photo below shows the 12V output voltage (ac coupled) when the load current is stepped between 0.75A and 1A.  $V_{in} = 48V$  and 1MHz. (200mV/DIV, 500mA/DIV, 500uS/DIV)




The photo below shows the 12V output voltage (ac coupled) when the load current is stepped between 0.5A and 1A.  $V_{in} = 48V$  and 1MHz. (200mV/DIV, 500mA/DIV, 500uS/DIV)



The photo below shows the 12V output voltage (ac coupled) when the load current is stepped between 0.25A and 1A.  $V_{in} = 48V$  and 1MHz. (500mV/DIV, 500mA/DIV, 500uS/DIV)



The photo below shows the 12V output voltage (ac coupled) when the load current is stepped between 0A and 1A.  $V_{in} = 48V$  and 1MHz. (500mV/DIV, 500mA/DIV, 500uS/DIV)



## 5 Switch Node Waveforms


The photo below shows the FET switching voltage (TP5) for an input voltage of 36V and a 1A load. (20V/DIV, 200ns/DIV)



The photo below shows the FET switching voltage (TP5) for an input voltage of 57V and a 1A load. (20V/DIV, 200ns/DIV)



The photo below shows the FET switching voltage (TP5) for an input voltage of 36V and a 0.09A load. The converter has just transitioned to DCM at this load. (20V/DIV, 200nS/DIV)



The photo below shows the FET switching voltage (TP5) for an input voltage of 57V and a 0.14A load. The converter has just transitioned to DCM at this load. (20V/DIV, 200nS/DIV)




## 6 Output Rectifier Waveforms

The photo below shows the 12V transformer secondary voltage. The input voltage was set to 36V with a 1A load. (10V/DIV, 500nS/DIV)



The photo below shows the 12V transformer secondary voltage. The input voltage was set to 57V with a 1A load. (10V/DIV, 500nS/DIV)




## 7 Loop Gain

The plot below shows the loop gain with the input voltage set to 36V and 57V for an output load of 1A.

Loop Gain (Vin = 57V)  
 Loop Gain (Vin = 36V)

BW: 9.91KHz  
 BW: 8.25KHz

PM: 55 degrees  
 PM: 57 degrees




The plot below shows the loop gain with the input voltage set to 36V and 57V for an output load of 0.25A.

Loop Gain (Vin = 57V)  
 Loop Gain (Vin = 36V)


BW: 9.16KHz  
 BW: 8.13KHz

PM: 59 degrees  
 PM: 61 degrees




## 8 Photo

The photo below shows the PMP9595 REVB assy built on the REVA PCB.



## 9 Thermal Image

A thermal image is shown below operating at 48V input and 12V@1A output (room temp, no airflow).



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<https://www.ti.com/legal/termsofsale.html>) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2021, Texas Instruments Incorporated